IP Library Granted Patent US 8,526,897
Granted Patent B2
US 8,526,897 · App. 12/938,451 · Granted Sep 3, 2013

Controlling power consumption in a radio tuner

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,526,897
App. No.
12/938,451
Granted
Sep 3, 2013
Kind
B2
Abstract

According to one aspect of the present invention, a controller is coupled to at least first and second signal processors (at least one of which includes analog demodulation circuitry and another of which includes digital demodulation circuitry). The controller may operate to disable the first signal processor responsive to a control signal that indicates that a second signal (corresponding to a demodulator output) is available from the second signal processor.

Claims (20)

1. An apparatus comprising:

an analog demodulator to receive a first downconverted signal obtained from a radio frequency (RF) signal and to process the first downconverted signal to output a first signal obtained from analog encoded content of the RF signal;

a blending circuit to blend the first signal and a second signal, the second signal received from a digital demodulator, the second signal obtained from digitally encoded content of the RF signal; and

a controller to disable the analog demodulator responsive to the digital demodulator indicating that the second signal is available from the digital demodulator.

2. The apparatus of claim 1 , wherein the apparatus comprises a digital signal processor (DSP) including the analog demodulator, the blending circuit, and the controller.

3. The apparatus of claim 2 , wherein the controller is to enable the analog demodulator responsive to the digital demodulator indicating that the second signal will no longer be available from the digital demodulator.

4. The apparatus of claim 3 , wherein the DSP is to receive a first control signal from a host processor to indicate that the second signal is available from the digital demodulator, the host processor to generate the first control signal responsive to receipt of a blend control signal from the digital demodulator.

5. The apparatus of claim 3 , wherein the blending circuit is to perform the blend, according to a linear function, the first and second signals into a blended demodulated signal and to output the blended demodulated signal to an audio processor as a digital stream, wherein the blend is to be performed after a delay period initiated responsive to receipt of the digital demodulator indication.

6. The apparatus of claim 1 , wherein the digital demodulator is to indicate that the second signal will no longer be available responsive to a signal quality metric for the second signal being below a threshold level, and wherein the digital demodulator includes a buffer having a sufficient number of stored samples of the second signal to enable the analog demodulator to generate the first signal and the blending circuit to perform the blend prior to the buffer being emptied.

7. A method comprising:

receiving a blend control signal in a controller, the blend control signal to indicate that a limited number of valid demodulated samples from a digital demodulator that demodulates digitally encoded content in a radio frequency (RF) signal remain in a buffer;

initializing an analog demodulator that demodulates analog encoded content in the RF signal responsive to the blend control signal;

demodulating a downconverted signal obtained from the RF signal in the analog demodulator to generate an analog demodulated output;

after the initialization and demodulating, blending the analog demodulated signal and at least some of the limited number of valid demodulated samples in a blending circuit to generate a blended output; and providing the blended output to an audio processor coupled to the blending circuit.

8. The method of claim 7 , further comprising after performing the blending, disabling the digital demodulator.

9. The method of claim 8 , further comprising thereafter detecting presence of valid digitally encoded content in the RF signal, and enabling the digital demodulator.

10. The method of claim 9 , further comprising:

receiving the blend control signal from the digital demodulator to indicate that valid digital samples are available in the buffer;

responsive to the blend control signal, blending the analog demodulated signal and the valid digital samples for a predetermined time period; and

thereafter disabling the analog demodulator and providing the valid digital samples to the audio processor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2021
From: SILICON LABORATORIES INC.
To: SKYWORKS SOLUTIONS, INC.
Reel/Frame 057033/0579 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 3, 2010
From: HENSON, MATTHEW
To: SILICON LABORATORIES INC.
Reel/Frame 025239/0416 →