IP Library › Granted Patent US 8,489,052
Granted Patent B2
US 8,489,052 · App. 12/961,151 · Granted Jul 16, 2013

Variable gain amplifier for low voltage applications

Inventors: Klaas Bult (Bosch en Duin, NL); Rudy van de Plassche (Waalre, NL); Pieter Vorenkamp (Laguna Niguel, CA); Arnoldus Venes (Laguna Niguel, CA)
Assignee: Broadcom Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,489,052
App. No.
12/961,151
Granted
Jul 16, 2013
Kind
B2
Abstract

An integrated communications system. Comprising a substrate having a receiver disposed on the substrate for converting a received signal to an IF signal. Coupled to a VGA for low voltage applications and coupled to the receiver for processing the IF signal. The VGA includes a bank pair having a first bank of differential pairs of transistors and a second bank of differential pairs of transistors. The bank pair is cross-coupled in parallel, the IF signal is applied to the bank pair decoupled from a control signal used to control transconductance output gain of the bank pair over a range of input voltages. A digital IF demodulator is disposed on the substrate and coupled to the VGA for low voltage applications, for converting the IF signal to a demodulated baseband signal. And a transmitter is disposed on the substrate operating in cooperation with the receiver to establish a two way communications path.

Claims (39)

1. An amplifier, comprising:

an input configured to receive differential voltage signals;

an output configured to output differential current signals based on the received differential voltage signals; and

a linearization circuit configured to receive a varying control signal associated with a gain of the amplifier, and to output a gain control signal to enable the amplifier to produce the output differential current signals at a desired gain, wherein

the gain control signal dynamically produces a linear change in the gain of the amplifier in response to a variation in the varying control signal to enable the amplifier to produce the output differential current signals at the desired rain,

the varying control signal is associated with a control voltage, and the linearization circuit is configured to output the gain control signal based on the control voltage, and

a value of a first current component of the gain control signal is configured to decrease with a decrease in the control voltage, and a value of a second current component of the gain control signal is configured to increase with a decrease in the control voltage.

2. The amplifier of claim 1 , wherein the linearization circuit includes a first current mirror configured to produce a first current component of the gain control signal based on the control voltage, and a second current mirror configured to produce a second current component of the gain control signal based on the control voltage.

3. The amplifier of claim 1 , wherein the first current component is associated with decreasing the gain of the amplifier, and the second current component is associated with increasing the gain of the amplifier.

4. The amplifier of claim 3 , wherein the value of the first current component is greater than the value of the second current component.

5. The amplifier of claim 1 , wherein a minimum value of the control voltage is associated with a minimum gain of the amplifier, and a maximum value of the control voltage is associated with a maximum gain of the amplifier.

6. The amplifier of claim 1 , wherein the output is configured to output the differential current signals at a substantially constant output level.

7. An amplifier, comprising:

an input configured to receive differential voltage signals;

an output configured to output differential current signals based on the received differential voltage signals; and

a linearization circuit configured to receive a varying control signal associated with a gain of the amplifier, and to output a gain control signal to enable the amplifier to produce the output differential current signals at a desired gain, wherein

the gain control signal dynamically produces a linear change in the gain of the amplifier in response to a variation in the varying control signal to enable the amplifier to produce the output differential current signals at the desired gain, and

a value of a first current component of the gain control signal is maintained to be different from a value of a second current component of the gain control signal to enable the amplifier to produce the output differential current signals at the desired gain.

8. The amplifier of claim 7 , wherein the output is configured to output the differential current signals at a substantially constant output level.

9. A method, comprising:

receiving, at an amplifier, differential voltage signals;

outputting, from the amplifier, differential current signals based on the received differential voltage signals;

receiving, at the amplifier, a varying control signal associated with a gain of the amplifier, and outputting a gain control signal to enable the amplifier to produce the output differential current signals at a desired gain, wherein

outputting the gain control signal comprises outputting the gain control signal including a first current component and a second current component that dynamically produce a linear change in the gain of the amplifier in response to a variation in the varying control signal to enable the amplifier to output the differential current signals at the desired gain, and decreasing a value of the first current component with a decrease in the control voltage and increasing a value of the second current component with a decrease in the control voltage.

10. The method of claim 9 , wherein the varying control signal is associated with a control voltage, and outputting the gain control signal includes outputting the gain control signal including the first current component and the second current component based on the control voltage.

11. The method of claim 10 , wherein the outputting the gain control signal includes using a first current mirror to produce the first current component based on the control voltage, and using a second current mirror to produce the second current component based on the control voltage.

12. The method of claim 10 , wherein outputting the gain controlled signal includes associating a minimum value of the control voltage with a minimum gain of the amplifier, and associating a maximum value of the control voltage with a maximum gain of the amplifier.

13. The method of claim 9 , wherein outputting the gain control signal includes associating the first current component with a decrease in the gain of the amplifier, and associating the second current component with an increase in the gain of the amplifier.

14. The method of claim 13 , wherein outputting the gain control signal includes outputting the gain control signal with a value of the first current component being greater than a value of the second current component.

15. The method of claim 9 , wherein outputting the differential current signals includes outputting the differential current signals at a substantially constant output level.

16. A method, comprising:

receiving, at an amplifier, differential voltage signals;

outputting from the amplifier, differential current signals based on the received differential voltage signals;

receiving at the amplifier, a varying control signal associated with a gain of the amplifier, and outputting a gain control signal to enable the amplifier to produce the output differential current signals at a desired gain, wherein

outputting the gain control signal comprises outputting the gain control signal including a first current component and a second current component that dynamically produce a linear change in the gain of the amplifier in response to a variation in the varying control signal to enable the amplifier to output the differential current signals at the desired gain, and maintaining a value of the first current component to be different from a value of the second current component to enable the amplifier to produce the output differential current signals at the desired gain.

17. The method of claim 16 , wherein outputting the differential current signals includes outputting the differential current signals at a substantially constant output level.

18. The method of claim 16 , wherein the varying control signal is associated with a control voltage, and outputting the gain control signal includes outputting the gain control signal including the first current component and the second current component based on the control voltage.

19. The method of claim 18 , wherein the outputting the gain control signal includes using a first current mirror to produce the first current component based on the control voltage, and using a second current mirror to produce the second current component based on the control voltage.

20. The method of claim 18 , wherein outputting the gain controlled signal includes associating a minimum value of the control voltage with a minimum gain of the amplifier, and associating a maximum value of the control voltage with a maximum gain of the amplifier.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 049248/0558 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047351/0384 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0910 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2011
From: BULT, KLAAS; VAN DE PLASSCHE, RUDY; VORENKAMP, PIETER; VENES, ARNOLDUS
To: BROADCOM CORPORATION
Reel/Frame 025998/0079 →
Continuity (5)
Continuation 11432435 · May 12, 2006
Continuation 10747124 · Dec 30, 2003
Continuation 09747159 · Dec 20, 2000
Provisional Application 60172865 · Dec 20, 1999
Related Publication 20110304394A1 · Dec 15, 2011