IP Library › Granted Patent US 8,519,471
Granted Patent B2
US 8,519,471 · App. 12/964,233 · Granted Aug 27, 2013

Vertical channel type nonvolatile memory device and method for fabricating the same

Inventors: Seoung-Woo Kuk (Gyeonggi-do, KR); Kang-Jae Lee (Gyeonggi-do, KR)
Assignee: Hynix Semiconductor Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,519,471
App. No.
12/964,233
Granted
Aug 27, 2013
Kind
B2
Abstract

A method for fabricating a vertical channel type nonvolatile memory device includes forming alternately a plurality of interlayer dielectric layers and a plurality of conductive layers over a substrate, forming a trench having a plurality of recesses on a surface of the trench by etching the plurality of interlayer dielectric layers and a plurality of conductive layers, wherein the plurality of recesses are formed at a certain interval on the surface of the trench, forming a charge blocking layer over a plurality of surfaces of the plurality of recesses, forming a charge storage layer over the charge blocking layer for filling a plurality of the remaining recesses with a charge storage material, forming a tunnel dielectric layer to cover the charge storage layer, and forming a vertical channel layer by filling the remaining trench.

Claims (17)

1. A vertical channel type nonvolatile memory device comprising:

a vertical channel; and

a plurality of memory cells stacked along the vertical channel,

wherein each of the plurality of memory cells comprises:

a tunnel dielectric layer surrounding a surface of the channel;

a charge storage layer surrounding the tunnel dielectric layer and having portions which are separated from one another by a certain interval; and

a charge blocking layer surrounding the charge storage layer; and

wherein the charge storage layer is formed to surround the tunnel dielectric layer, and a portion of the charge storage layer which is formed between adjoining memory cells is oxidized through an oxidation process to serve as the tunnel dielectric layer.

2. The vertical channel type nonvolatile memory device of claim 1 , wherein the charge storage layer comprises a nitride layer and the oxidized charge storage layer comprises a SiON.

3. The vertical channel type nonvolatile memory device of claim 1 , wherein the charge storage layer comprises a polysilicon layer and the oxidized charge storage layer comprises SiO 2 .

4. A vertical channel type nonvolatile memory comprising:

a vertical channel; and

a plurality of memory cells stacked along the vertical channel,

wherein each of the memory cells comprises:

a tunnel dielectric layer arranged between the vertical channel and a charge storage layer:

the charge storage layer arranged between the tunnel dielectric layer and a charge blocking layer, wherein the plurality of charge storage layers are separated from one another at a certain interval; and

the charge blocking layer arranged between the charge storage layer and a substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2010
From: KUK, SEOUNG-WOO; LEE, KANG-JAE
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 025481/0794 →
Priority Claims (1)
KR 10-2009-0127157 · Dec 18, 2009 · national
Continuity (1)
Related Publication 20110147823A1 · Jun 23, 2011