IP Library › Granted Patent US 8,416,677
Granted Patent B2
US 8,416,677 · App. 12/966,246 · Granted Apr 9, 2013

Systems and methods for high rate OFDM communications using first and second cyclic prefix lengths and first and second pilot tones

Inventors: Marcos C. Tzannes (Orinda, CA); Dongjun Lee (Pleasant Hill, CA); Todor Cooklev (Moraga, CA); Colin Lanzl (Nashua, NH)
Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,416,677
App. No.
12/966,246
Granted
Apr 9, 2013
Kind
B2
Abstract

Messages transmitted between a receiver and a transmitter are used to maximize a communication data rate. In particular, a multicarrier modulation system uses messages that are sent from the receiver to the transmitter to exchange one or more sets of optimized communication parameters. The transmitter then stores these communication parameters and when transmitting to that particular receiver, the transmitter utilizes the stored parameters in an effort to maximize the data rate to that receiver. Likewise, when the receiver receives packets from that particular transmitter, the receiver can utilize the stored communication parameters for reception.

Claims (30)

1. A method for improving communication in a wireless multicarrier communication system comprising:

transmitting, from a first transceiver, a packet at a first rate using a first cyclic prefix length and a first pilot tone allocation the first packet usable by a second transceiver to determine communication parameters;

receiving at the first transceiver, a message comprising the communication parameters which include a second cyclic prefix length and a second pilot tone allocation; and

commencing communication based on the communication parameters by transmitting from the first transceiver a second packet using the second cyclic prefix length and the second pilot tone allocation, wherein the first cyclic prefix length is different than the second cyclic prefix length and the first pilot tone allocation is different than the second pilot tone allocation.

2. The method of claim 1 , further comprising determining a first header field indicating the first cyclic prefix length and the first pilot tone allocation used for communication.

3. The method of claim 1 , further comprising demodulating and decoding received data based on information in a header field.

4. The method of claim 1 , further comprising switching from transmitting at a first rate to transmitting at a second rate if the second packet is not received.

5. The method of claim 1 , further comprising transmitting an acknowledgement indicating the second packet was successfully received and continuing communications based on the second cyclic prefix length and the second pilot tone allocation.

6. The method of claim 1 , wherein the first transceiver is an access point.

7. The method of claim 1 , wherein the second transceiver is an access point.

8. The method of claim 1 , wherein an extended rate extended signal field identifies the first cyclic prefix length and the first pilot tone allocation.

9. The method of claim 1 , wherein the second packet comprises a header field indicating the second cyclic prefix length and the second pilot tone allocation.

10. The method of claim 1 , wherein the first transceiver includes an ASIC.

11. The method of claim 1 , wherein the second transceiver includes an ASIC.

12. The method of claim 1 , wherein the first transceiver includes a digital signal processor.

13. The method of claim 1 , wherein the second transceiver includes a digital signal processor.

14. An improved multicarrier communication system comprising:

a first transceiver capable of transmitting a packet at a first rate using a first cyclic prefix length and a first pilot tone allocation, the packet usable by a second transceiver to determine communication parameters, the first transceiver receiving a message comprising the communication parameters which include a second cyclic prefix length and a second pilot tone allocation, wherein the first transceiver communicates based on the communication parameters by transmitting from the first transceiver a second packet using the second cyclic prefix length and the second pilot tone allocation, wherein the first cyclic prefix length is different than the second cyclic prefix length and the first pilot tone allocation is different than the second pilot tone allocation.

15. The system of claim 14 , wherein a first header field indicates the first cyclic prefix length and the first pilot tone allocation used for communication.

16. The system of claim 14 , further comprising a decoding module capable of demodulating and decoding received data based on information in a header field.

17. The system of claim 14 , wherein the system switches from transmitting at a first rate to transmitting at a second rate if the second packet is not received.

18. The system of claim 14 , further comprising the second transceiver transmitting an acknowledgement indicating the second packet was successfully received and continuing communications based on the second cyclic prefix length and the second pilot tone allocation.

19. The system of claim 14 , wherein the first transceiver is an access point.

20. The system of claim 14 , wherein the second transceiver is an access point.

21. The system of claim 14 , wherein an extended rate extended signal field identifies the first cyclic prefix length and the first pilot tone allocation.

22. The system of claim 14 , wherein the second packet comprises a header field indicating the second cyclic prefix length and the second pilot tone allocation.

23. The system of claim 14 , wherein the first transceiver includes an ASIC.

24. The system of claim 14 , wherein the second transceiver includes an ASIC.

25. The system of claim 14 , wherein the first transceiver includes a digital signal processor.

26. The system of claim 14 , wherein the second transceiver includes a digital signal processor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2012
From: AWARE, INC.
To: INTEL CORPORATION
Reel/Frame 028546/0199 →
Continuity (5)
Continuation 12642495 · Dec 18, 2009
Continuation 12419166 · Apr 6, 2009
Continuation 10382921 · Mar 7, 2003
Provisional Application 60363218 · Mar 8, 2002
Related Publication 20110080857A1 · Apr 7, 2011