IP Library Granted Patent US 8,549,382
Granted Patent B2
US 8,549,382 · App. 12/971,831 · Granted Oct 1, 2013

Storage drive with LDPC coding

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,549,382
App. No.
12/971,831
Granted
Oct 1, 2013
Kind
B2
Abstract

For storage drives with LDPC encoded data, read techniques are provided whereby an errantly read memory unit (e.g., faulty LDPC codeword) may be recovered.

Claims (18)

1. An apparatus, comprising:

a plurality of memory-space memory modules to provide read/writeable memory for storing codewords of LDPC-coded data;

at least one redundancy memory module to store redundant information for the codewords; and

read logic to read a selected codeword and if the read codeword is invalid, recover it using codewords from the other memory-space modules and the redundancy module;

wherein the redundancy module comprises codewords of XOR results for corresponding codewords from the plurality of memory-space codewords, wherein the read logic is to (1) initially read the selected code word using hard data decoding (HDD), (2) read the selected code word using soft data decoding (SDD) if the HDD read is invalid, the SDD reading including re-reading the selected codeword using different NAND flash references if a previous SDD read is invalid, and (3) if the SDD read fails, to HDD read the selected codeword by combining valid HDD-read corresponding codewords with soft data corresponding codeword inputs whose LDPC HDD decodes failed.

2. The apparatus of claim 1 , in which the memory modules are NAND flash dies.

3. The apparatus of claim 1 , in which combining includes XOR'ing the valid HDD read corresponding codewords with soft data codeword inputs for corresponding codewords whose LDPC decodes failed.

4. An apparatus, comprising:

a plurality of NAND flash dies to provide read/writeable memory-space for storing codewords of LDPC-coded data;

at least one NAND flash die to store codewords of redundant information for the codewords; and

logic to read a selected memory-space codeword and if the read codeword is invalid pursuant to LDPC decoding, then to recover its data using corresponding codewords from other memory-space dies and from the redundancy die, wherein said using includes XORing corresponding codewords derived from HDD and corresponding codewords derived from SDD after HDD failed.

5. The apparatus of claim 4 , in which the redundancy die comprises codewords of XOR results for corresponding codewords for the plurality of memory-space dies.

6. The apparatus of claim 5 , in which the read logic is to initially read the selected code word using hard data decoding (HDD).

7. The apparatus of claim 6 , in which the read logic is to read the selected code word using soft data decoding (SDD) if the HDD read is invalid.

8. The apparatus of claim 7 , in which the read logic is to re-read the selected codeword using soft data decoding (SDD) but with different NAND flash references if a previous SDD read is invalid.

9. The apparatus of claim 8 , in which the read logic is to read the selected codeword by HDD reading corresponding codewords from other memory-space dies and the redundancy die and XOR'ing the reads together if they were valid.

10. The apparatus of claim 4 , in which the dies and read logic are part of a solid-sate storage drive.

11. The apparatus of claim 10 , in which the dies and read logic are part of a solid-sate storage drive in a computing platform.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2023
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP.
Reel/Frame 062437/0329 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2012
From: MOTWANI, RAVI H.
To: INTEL CORPORATION
Reel/Frame 027832/0866 →