IP Library Granted Patent US 8,135,999
Granted Patent B2
US 8,135,999 · App. 12/977,395 · Granted Mar 13, 2012

Disabling outbound drivers for a last memory buffer on a memory channel

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,135,999
App. No.
12/977,395
Granted
Mar 13, 2012
Kind
B2
Abstract

Memory apparatus and methods utilizing multiple bit lanes may redirect one or more signals on the bit lanes. A memory agent may include a redrive circuit having a plurality of bit lanes, a memory device or interface, and a fail-over circuit coupled between the plurality of bit lanes and the memory device or interface.

Claims (8)

1. A first memory module device, comprising:

a first memory buffer to detect whether the first memory buffer device is a last memory buffer device on a memory channel, wherein the memory channel couples a host to one or more memory buffer devices including the first memory buffer device;

the first memory buffer to disable at least one outbound buffer driver in the first memory buffer device in response to detecting the first memory buffer device is the last memory buffer device on the memory channel;

the first memory buffer to receive an outbound frame from the memory channel; and

the at least one outbound buffer driver configurable to drive the outbound frame to a second memory buffer device of the one or more memory buffer devices on the memory channel in response to receiving the outbound frame and the first memory buffer device not being the last memory buffer device on the memory channel.

2. The first memory buffer device of claim 1 , wherein the first memory buffer device is attached to a printed circuit board (PCB).

3. The first memory buffer device of claim 2 , wherein at least one dynamic random access memory (DRAM) device is attached to the PCB.

4. The first memory buffer device of claim 3 , wherein the first memory buffer device is coupled to the at least one DRAM device through a memory input/output (I/O) interface.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2022
From: INTEL CORPORATION
To: TAHOE RESEARCH, LTD.
Reel/Frame 061175/0176 →