IP Library Granted Patent US 8,410,598
Granted Patent B2
US 8,410,598 · App. 12/982,722 · Granted Apr 2, 2013

Semiconductor package and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,410,598
App. No.
12/982,722
Granted
Apr 2, 2013
Kind
B2
Abstract

A semiconductor package is formed having a substrate juxtaposed on at least two sides of a semiconductor die. Both the substrate and the semiconductor die are affixed to a conductive layer that draws heat generated during use of the semiconductor package away from the semiconductor die and the substrate. There are also electrical contacts affixed to the substrate and the semiconductor die. The electrical contacts facilitate electrical connection between the semiconductor die, the substrate, and any external devices or components making use of the semiconductor die. The substrate, semiconductor die, and at least a portion of some of the electrical contacts are enclosed by an encapsulating layer insulating the components. Portions of the electrical contacts not enclosed by the encapsulating layer are affixed to an outside device, such as a printed circuit board.

Claims (20)

1. A semiconductor package comprising:

a thermally conductive layer;

at least one substrate affixed to a surface of the thermally conductive layer;

a semiconductor die affixed to the surface of the thermally conductive layer, the semiconductor die being juxtaposed on at least two sides by the at least one substrate;

bonding wire electrically coupling the semiconductor die to the at least one substrate; and

solder balls affixed to the at least one substrate and solder bumps affixed to the semiconductor die, the solder balls of the substrate and the solder bumps of the semiconductor die being substantially coplanar and configured to be mechanically coupled to another electrical device or board.

2. The semiconductor package of claim 1 , further comprising:

an encapsulating layer covering the thermally conductive layer, the at least one substrate, the semiconductor die, and the bonding wires.

3. The semiconductor package of claim 1 , wherein the at least one substrate is affixed to the surface of the thermally conductive layer by adhesive tape, and the semiconductor die is affixed to the surface of the conductive layer by adhesive glue.

4. The semiconductor package of claim 1 , wherein the thermally conductive layer is a heat sink.

5. A method comprising:

placing at least one substrate on a surface of a thermally conductive layer;

placing a semiconductor die on the surface of the thermally conductive layer adjacent the at least one substrate, the semiconductor die being juxtaposed on at least two sides by the at least one substrate; and

electrically coupling the semiconductor die to the at least one substrate by fixing a first end of a bonding wire to an electrical contact on the semiconductor die and a second end of the bonding wire to an electrical contact on the substrate;

fixing solder bumps to electrical contacts on the semiconductor die; and

fixing solder balls to electrical contacts on the at least one substrate, the solder balls of the substrate and the solder bumps of the semiconductor die being substantially coplanar and configured to be mechanically coupled to another electrical device or board.

6. The method of claim 5 , further comprising:

forming an encapsulating layer enclosing the at least one substrate, the semiconductor die, and the bonding wire.

7. The method of claim 5 , wherein placing the semiconductor die on the surface of the thermally conductive layer comprises fixing the semiconductor die to the surface by adhesive glue.

8. The method of claim 5 , wherein placing the substrate on the surface of the thermally conductive layer comprises fixing the substrate to the surface by adhesive tape.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2024
From: STMICROELECTRONICS PTE LTD
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 068433/0985 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2011
From: GOH, KIM-YONG
To: STMICROELECTRONICS PTE. LTD.
Reel/Frame 025936/0331 →