IP Library Granted Patent US 8,717,257
Granted Patent B2
US 8,717,257 · App. 13/006,255 · Granted May 6, 2014

Scan driver and organic light emitting display using the same

Inventor: Dong-Hwi Kim (Yongin, KR)
Assignee: Samsung Display Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,717,257
App. No.
13/006,255
Granted
May 6, 2014
Kind
B2
Abstract

A scan driver includes a first signal processing unit for receiving a main input signal and a sub input signal to output a first output signal and a second output signal; a second signal processing unit for receiving the first output signal, the second output signal, and a clock signal to output a scan signal; and a third signal processing unit for receiving the first output signal and the second output signal to output an emission control signal.

Claims (51)

1. A scan driver comprising:

a first signal processing unit for receiving a main input signal and a sub input signal to output a first output signal and a second output signal, wherein each of the first and second output signals is generated according to both of the main input signal and the sub input signal;

a second signal processing unit for receiving the first output signal, the second output signal, and a clock signal to output a scan signal; and

a third signal processing unit for receiving the first output signal and the second output signal to output an emission control signal, wherein a width of the emission control signal is controlled using the main input signal and the sub input signal.

2. The scan driver as claimed in claim 1 , wherein the signal processing units are coupled to a driving power source and a ground power source.

3. The scan driver as claimed in claim 1 , wherein the first signal processing unit comprises:

a first transistor having a gate electrode for receiving the sub input signal, a first electrode coupled to a first node, and a second electrode coupled to a ground power source;

a second transistor having a gate electrode for receiving the main input signal, a first electrode coupled to the first node, and a second electrode coupled to a driving power source;

a third transistor having a gate electrode coupled to the first node, a first electrode coupled to the driving power source, and a second electrode;

a fourth transistor having a gate electrode coupled to the first node, a first electrode coupled to the second electrode of the third transistor, and a second electrode coupled to a second node; and

a fifth transistor having a gate electrode for receiving the main input signal, a first electrode coupled to the second node, and a second electrode coupled to a ground power source,

wherein the first output signal is output to the first node, and

wherein the second output signal is output to the second node.

4. The scan driver as claimed in claim 1 , wherein the second signal processing unit comprises:

a first transistor having a gate electrode coupled to a first node of the first signal processing unit, a first electrode coupled to a driving power source, and a second electrode coupled to a third node;

a second transistor having a gate electrode coupled to a second node of the first signal processing unit, a first electrode coupled to the third node, and a second electrode for receiving a clock signal; and

a first capacitor coupled between the second node and the third node,

wherein the scan signal is output to the third node.

5. The scan driver as claimed in claim 1 , wherein the third signal processing unit comprises:

a first transistor having a gate electrode coupled to a second node of the first signal processing unit, a first electrode coupled to a driving power source, and a second electrode coupled to a fourth node;

a second transistor having a gate electrode coupled to a first node of the first signal processing unit, a first electrode coupled to the fourth node, and a second electrode coupled to a ground power source; and

a first capacitor coupled between the first node and the fourth node,

wherein an emission control signal is output to the fourth node.

6. An organic light emitting display, comprising:

a display unit comprising pixels coupled to scan lines, emission control lines, data lines, a first power source, and a second power source;

a scan driver comprising a plurality of stages coupled to the scan lines and the emission control lines to provide scan signals and emission control signals to the pixels through the scan lines and the emission control lines; and

a data driver for supplying data signals to the pixels through the data lines,

wherein each of the stages comprises:

a first signal processing unit for receiving a main input signal and a sub input signal to output a first output signal and a second output signal, wherein each of the first and second output signals is generated according to both of the main input signal and the sub input signal;

a second signal processing unit for receiving the first output signal, the second output signal, and a clock signal to output a scan signal; and

a third signal processing unit for receiving the first output signal and the second output signal to output an emission control signal, wherein a width of the emission control signal is controlled using the main input signal and the sub input signal.

7. The organic light emitting display as claimed in claim 6 , wherein each of the signal processing units is coupled to a driving power source and a ground power source.

8. The organic light emitting display as claimed in claim 6 , wherein a scan signal output from an ith stage is configured to be supplied as the main input signal of an (i+1)th stage, wherein i is a natural number.

9. The organic light emitting display as claimed in claim 6 , wherein the first signal processing unit comprises:

a first transistor having a gate electrode for receiving the sub input signal, a first electrode coupled to a first node, and a second electrode coupled to a ground power source;

a second transistor having a gate electrode for receiving the main input signal, a first electrode coupled to the first node, and a second electrode coupled to a driving power source;

a third transistor having a gate electrode coupled to the first node, a first electrode coupled to a driving power source, and a second electrode;

a fourth transistor having a gate electrode coupled to the first node, a first electrode coupled to the second electrode of the third transistor, and a second electrode coupled to a second node; and

a fifth transistor having a gate electrode for receiving the main input signal, a first electrode coupled to the second node, and a second electrode coupled to a ground power source,

wherein the first output signal is output to the first node, and

wherein the second output signal is output to the second node.

10. The organic light emitting display device as claimed in claim 6 , wherein the second signal processing unit comprises:

a first transistor having a gate electrode coupled to a first node of the first signal processing unit, a first electrode coupled to a driving power source, and a second electrode coupled to a third node;

a second transistor having a gate electrode coupled to a second node of the first signal processing unit, a first electrode coupled to the third node, and a second electrode for receiving a clock signal; and

a first capacitor coupled between the second node and the third node,

wherein the scan signal is output to the third node.

11. The organic light emitting display as claimed in claim 6 , wherein the third signal processing unit comprises:

a first transistor having a gate electrode coupled to a second node of the first signal processing unit, a first electrode coupled to a driving power source, and a second electrode coupled to a fourth node;

a second transistor having a gate electrode coupled to a first node of the first signal processing unit, a first electrode coupled to the fourth node, and a second electrode coupled to a ground power source; and

a first capacitor coupled between the first node and the fourth node,

wherein an emission control signal is output to the fourth node.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 10, 2012
From: KIM, DONG-HWI
To: SAMSUNG MOBILE DISPLAY CO., LTD.
Reel/Frame 029107/0957 →
MERGER Recorded Oct 10, 2012
From: SAMSUNG MOBILE DISPLAY CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 029110/0466 →
Priority Claims (1)
KR 10-2010-0089946 · Sep 14, 2010 · national
Continuity (1)
Related Publication 20120062525A1 · Mar 15, 2012