IP Library Granted Patent US 8,225,472
Granted Patent B2
US 8,225,472 · App. 13/012,936 · Granted Jul 24, 2012

Methods of fabricating a membrane with improved mechanical integrity

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,225,472
App. No.
13/012,936
Granted
Jul 24, 2012
Kind
B2
Abstract

Forming a thin film acoustic device by patterning a layer of non-conducting material on a first side of a substrate to expose a portion of the first substrate side; depositing layers of conducting material on the layer of non-conducting material and the exposed portion of the first substrate side; depositing a layer of piezoelectric material on the layers of conducting material; depositing and patterning additional layers of material on the layer of piezoelectric material to form a first device electrode; depositing and patterning a masking layer on a second side of the substrate to expose a portion of the second substrate side; etching away the exposed substrate portion to expose the patterned layer of non-conducting material and a portion of the layers of conducting material; and etching away the exposed portion of the layers of conducting material to form a second device electrode.

Claims (25)

1. A method of forming a thin film acoustic device having a piezoelectric film between a first electrode and a second electrode that enable application of an electric field to the piezoelectric film, the method comprising:

(a) providing a substrate;

(b) depositing a layer of non-conducting material on a first side of the substrate;

(c) patterning the layer of non-conducting material to expose a portion of the first side of the substrate;

(d) depositing one or more layers of conducting material on the layer of non-conducting material and the exposed portion of the first side of the substrate;

(e) depositing a layer of piezoelectric material on the one or more layers of conducting material;

(f) depositing one or more additional layers of material on the layer of piezoelectric material;

(g) patterning the one or more additional layers to form the first electrode;

(h) depositing a masking layer on a second side of the substrate;

(i) patterning the masking layer to expose a portion of the second side of the substrate;

(j) etching away the exposed portion of the second side of the substrate to expose the patterned layer of non-conducting material and a portion of the one or more layers of conducting material; and

(k) etching away the exposed portion of the one or more layers of conducting material to form the second electrode.

2. The method of claim 1 , wherein step (g) further comprises patterning the one or more additional layers to form a counter electrode adjacent to the first electrode.

3. The method of claim 1 , wherein one of the one or more additional layers is a layer of resonator shifting material.

4. The method of claim 1 , wherein:

the substrate is Si or GaAs;

the layer of non-conducting material is SiO 2 or SiN;

the one or more layers of conducting material comprise a layer of Ti and a layer of Al; and

the layer of piezoelectric material is aluminum nitride or zinc oxide.

5. The method of claim 1 , wherein steps (j) and (k) involve reactive ion etching.

6. The method of claim 1 , wherein step (e) is performed prior to step (k).

7. The method of claim 1 , wherein step (e) is performed prior to steps (j) and (k).

8. The method of claim 1 , wherein step (e) is performed prior to steps (i), (j), and (k).

9. The method of claim 1 , wherein step (e) is performed prior to steps (h), (i), (j), and (k).

10. The method of claim 1 , wherein a first step is step (a), then step (b), then step (c), then step (d), then step (e), then step (f), then step (g), then step (h), then step (i), then step (j), then step (k).

Assignments (11)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER TO 09/05/2018 PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0133. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047630/0456 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0133 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: AGERE SYSTEMS LLC
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035365/0634 →
CERTIFICATE OF CONVERSION Recorded Aug 29, 2014
From: AGERE SYSTEMS INC.
To: AGERE SYSTEMS LLC
Reel/Frame 033663/0948 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 8, 2011
From: BARBER, BRADLEY PAUL; FETTER, LINUS ALBERT; HUGGINS, HAROLD ALEXIS; MILLER, RONALD EUGENE
To: LUCENT TECHNOLOGIES INC.
Reel/Frame 025757/0239 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 8, 2011
From: LUCENT TECHNOLOGIES INC.
To: AGERE SYSTEMS GUARDIAN CORP.
Reel/Frame 025757/0433 →
MERGER Recorded Feb 8, 2011
From: AGERE SYSTEMS GUARDIAN CORP.
To: AGERE SYSTEMS INC.
Reel/Frame 025757/0583 →