IP Library › Granted Patent US 8,748,314
Granted Patent B2
US 8,748,314 · App. 13/013,433 · Granted Jun 10, 2014

Method of manufacturing a semiconductor device

Inventor: Tatsuya Usami (Kanagawa, JP)
Assignee: Renesas Electronics Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,748,314
App. No.
13/013,433
Granted
Jun 10, 2014
Kind
B2
Abstract

There is provided a method of manufacturing a semiconductor device, which includes forming a TiN film as a hard mask directly on a second p-SiCOH film formed on a substrate, forming an opening passing through the TiN film and the second p-SiCOH film by photolithography and etching, cleaning the inside of the opening, removing the TiN film after cleaning the inside, and forming a second metal film filling the opening directly on the second p-SiCOH film after removing the TiN film.

Claims (34)

1. A method of manufacturing a semiconductor device, comprising:

forming a first metal film or a silicon film as a hard mask directly on a low dielectric constant insulating film having a lower dielectric constant than that of a silicon oxide formed on an etching stopper film which is on a substrate;

forming a patterned resist layer directly on said hard mask;

forming an opening passing through said hard mask and said low dielectric constant insulating film by photolithography and etching after forming said patterned resist layer;

removing said patterned resist layer by plasma ashing after forming said opening, said plasma ashing causing a damaged layer to be formed on a sidewall of an inside of said opening;

dry etching an exposed surface of said etching stopper film serving as a bottom surface of said opening;

cleaning the inside of said opening by wet etching, after said dry etching;

removing said hard mask after said cleaning the inside; and

forming a second metal film to fill said opening directly on said low dielectric constant insulating film after said removing the hard mask,

wherein said cleaning the inside of said opening by said wet etching is performed in a condition that an etching rate of said damaged layer is higher than that of said hard mask,

wherein said damaged layer formed on the sidewall of the inside of the opening is removed and at least one step portion between said hard mask and said low dielectric insulating film is formed by the cleaning the inside of said opening.

2. The method of manufacturing a semiconductor device as set forth in claim 1 ,

wherein said first metal film is made of one of Ti, TiN, W, WN, WSi, Al, AIN, Ta, TaN, Ru, RuN, Co, CoN, Si, Cr, and CrN.

3. The method of manufacturing a semiconductor device as set forth in claim 1 ,

wherein said low dielectric constant insulating film is a porous insulating film.

4. The method of manufacturing a semiconductor device as set forth in claim 1 ,

wherein said low dielectric constant insulating film is one of SiCOH, HSQ, MSQ, and an organic polymer.

5. The method of manufacturing a semiconductor device as set forth in claim 1 ,

wherein said cleaning the inside is performed by said wet etching using a cleaning liquid.

6. The method of manufacturing a semiconductor device as set forth in claim 5 ,

wherein said cleaning liquid of said wet etching is one of hydrofluoric acid, sulfuric acid, or hydrochloric acid.

7. The method of manufacturing a semiconductor device as set forth in claim 1 ,

wherein said photolithography is performed on a trench pattern through a multi-layered resist method.

8. The method of manufacturing a semiconductor device as set forth in claim 1 ,

wherein a barrier metal layer is formed on said low dielectric constant insulating film, the barrier metal layer has an upper layer comprising Ta and a lower layer comprising TaN.

9. The method of manufacturing a semiconductor device as set forth in claim 8 ,

wherein said barrier metal layer has a total film thickness of about 15 nm.

10. The method of manufacturing a semiconductor device as set forth in claim 1 ,

wherein said second metal film is a Cu wiring.

11. The method of manufacturing a semiconductor device as set forth in claim 1 , further comprising:

forming another resist layer on said hard mask after the damaged layer is formed.

12. The method of manufacturing a semiconductor device as set forth in claim 11 , further comprising:

removing said another resist layer, and

etching said low dielectric constant insulating film up to half of a depth of said low dielectric constant insulating film when said another resist layer is removed.

Assignments (2)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2011
From: USAMI, TATSUYA
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025695/0080 →
Priority Claims (1)
JP 2010-017245 · Jan 28, 2010 · national
Continuity (1)
Related Publication 20110183518A1 · Jul 28, 2011