IP Library Granted Patent US 8,441,031
Granted Patent B2
US 8,441,031 · App. 13/016,443 · Granted May 14, 2013

ESD protection device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,441,031
App. No.
13/016,443
Granted
May 14, 2013
Kind
B2
Abstract

Electrostatic discharge (ESD) protection is provided for discharging current between input and output nodes. In accordance with various embodiments, an ESD protection device includes an open-base transistor having an emitter connected to the input node and a collector connected to pass current to the output node via a resistor in response to a voltage at the input node exceeding a threshold that causes the transistor to break down. The resistor is coupled across emitter and collector regions of a second open-base transistor that is configured to turn on for passing current in response to the current across the resistor exceeding a threshold that applies a threshold breakdown voltage across the second transistor. In some implementations, an emitter and/or base of the second transistor are connected to, or are respectively the same region as, a base and a collector of the first transistor.

Claims (45)

1. An ESD protection device comprising:

a plurality of contiguous semiconductor regions of alternating conductivity type including first and second regions that form a first P-N junction therebetween, a third region that forms a P-N junction with the second region, a fourth region that forms a P-N junction with the third region and a fifth region that forms a P-N junction with the fourth region;

a first contact connected to the first region;

a second contact connected to the fifth region;

a resistor connected between the third region and the fifth region;

the resistor and the first, second, third and fifth regions forming a first current path configured to flow current between the first and second contacts via the first and fifth regions in response to a voltage at the exceeding a breakdown threshold of a first transistor formed by the first, second and third regions; and

the first, second, third, fourth and fifth regions forming a second current path configured to flow current between the first and second contacts via the first and fifth regions in response to the current across the resistor exceeding a threshold at which the voltage across a second transistor formed by the third, fourth and fifth regions reaches a breakdown voltage of the second transistor.

2. The device of claim 1 , wherein the second and fourth regions are not connected to an external contact.

3. The device of claim 1 , wherein the first, second and third regions form a transistor having a breakdown voltage at which the first current path flows current.

4. The device of claim 1 , wherein the third, fourth and fifth regions form a transistor having a breakdown voltage at which the second current path flows current.

5. The device of claim 1 , wherein

the first, second and third regions form a first transistor having a first breakdown voltage at which the first transistor turns on to flow current through the first, second and third regions, and

the third, fourth and fifth regions form a second transistor having a second breakdown voltage at which the second transistor turns on to flow current via the second current path.

6. The device of claim 1 , the first current path being configured to flow current in response to a voltage applied to the first external contact exceeding a first breakdown voltage at which the P-N junction between the second and third regions breaks down.

7. The device of claim 1 , the second current path being configured to flow current in response to a voltage applied to the first external contact resulting in a current through the resistor that is above the current threshold and that causes a voltage drop across the P-N junction between the fourth and fifth regions causing a breakdown of the P-N junction.

8. A device comprising:

a bipolar transistor having an emitter, a collector and a base, the emitter connected to a first external contact;

a thyristor having four regions of alternating P-type and N-type semiconductor material, including

a first end region connected to the base of the bipolar transistor, the first end region and the base of the bipolar transistor being made of the same type of semiconductor material,

a first intermediate region forming a P-N junction with the first end region and connected to the collector of the bipolar resistor, the first intermediate region and the collector of the bipolar transistor being made of the same type of semiconductor material,

a second intermediate region forming a P-N junction with the first intermediate region, the second intermediate region being made of the same type of semiconductor material as the first end region, and

a second end region forming a P-N junction with the second intermediate region and connected to a second external contact, the second end region being made of the same type of material as the first intermediate region; and

a resistor connected to the collector of the bipolar transistor, the first intermediate region of the thyristor and the second end region of the thyristor.

9. The device of claim 8 , wherein

the emitter of the bipolar transistor is coupled to an external circuit susceptible to an ESD event, and

the thyristor is configured and arranged to turn on in response to a current greater than an operating current of the external circuit.

10. The device of claim 8 , wherein the resistance value of the resistor sets a threshold current at which the thyristor turns on.

11. The device of claim 8 , wherein the first external contact is at an upper surface of a semiconductor substrate in which the device is formed, and the second external contact is coupled to a collector at a lower surface of the semiconductor substrate.

12. The device of claim 8 , wherein the first and second external contacts are on the same surface of a semiconductor substrate in which the device is formed and configured to laterally pass current.

13. The device of claim 8 , further including a P-type region connected to a third external contact, the third external contact connected to the first external contact.

14. The device of claim 8 , wherein, in response to an ESD pulse, the bipolar transistor reaches breakdown voltage and conducts current before the thyristor reaches breakdown voltage and conducts current.

15. The device of claim 8 , wherein the base of the bipolar transistor is not connected to an external contact.

16. The device of claim 8 , wherein the emitter and base are connected by another resistor.

17. The device of claim 8 , wherein

the bipolar transistor has a breakdown voltage at which the bipolar transistor turns on to flow current between the first external contact and the resistor, and

the thyristor has a trigger voltage at which the thyristor turns on to flow current between the first and second end regions.

18. The device of claim 8 , wherein

the bipolar transistor has a breakdown voltage at which the bipolar transistor turns on to flow current between the first external contact and the resistor,

the thyristor has a trigger voltage at which the thyristor turns on to flow current between the first and second end regions,

in response to the onset of an ESD event in which the voltage at the first external contact exceeds the breakdown voltage, the bipolar transistor turns on and flows current from the first contact to the resistor, and through the resistor to the second contact, and

in response to the voltage drop across the resistor exceeding the trigger threshold via the current passing through the resistor, the thyristor turns on and passes current from the bipolar transistor to the second contact, via the thyristor.

19. For use with an electrostatic discharge (ESD) circuit having a plurality of contiguous semiconductor regions of alternating conductivity type including first and second regions that form a first P-N junction therebetween, a third region that forms a P-N junction with the second region, a fourth region that forms a P-N junction with the third region and a fifth region that forms a P-N junction with the fourth region, and a resistor being connected between the third region and the fifth region, the first region being connected to a first contact susceptible to an ESD pulse, the fifth region being connected to a second contact, a method for shunting current between the first and second contacts, the method comprising:

in response to a voltage at the first contact that causes a voltage drop across a first transistor formed by the first, second and third regions to exceed a threshold voltage of the first transistor, flowing current through a first current path between the first and second contacts, the first current path including the first transistor, the resistor and the fifth region; and

in response to the current flowing through the resistor in the first current path exceeding a threshold at which the voltage across the resistor and correspondingly across a second transistor formed by the third, fourth and fifth regions reaches a breakdown voltage of the second transistor, flowing current through a second current path between the first and second contacts, the second current path including the first, second, third, fourth and fifth regions.

20. The method of claim 19 , further including, after the voltage across the second transistor reaches the breakdown voltage of the second transistor, continuing to flow current via a thyristor formed by the second, third, fourth and fifth regions at a voltage level across the thyristor corresponding to a trigger voltage of the thyristor that is reduced, relative to the breakdown voltage of the first transistor.

Assignments (12)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 13, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 048328/0964 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 8, 2016
From: NXP B.V.
To: NEXPERIA B.V.
Reel/Frame 039610/0734 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2012
From: PAN, ZHIHAO; HOLLAND, STEFFEN
To: NXP B.V.
Reel/Frame 027594/0586 →