IP Library › Granted Patent US 8,947,337
Granted Patent B2
US 8,947,337 · App. 13/021,955 · Granted Feb 3, 2015

Display device

Inventors: Hajime Kimura (Atsugi, JP); Atsushi Umezaki (Isehara, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
G02F1/13624G09G3/006G09G3/3648G02F1/167G02F2001/136254G09G2230/00G09G2310/0251
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,947,337
App. No.
13/021,955
Granted
Feb 3, 2015
Kind
B2
Abstract

An object is to provide a display device that performs accurate display. A circuit is formed using a transistor that includes an oxide semiconductor and has a low off-state current. A precharge circuit or an inspection circuit is formed in addition to a pixel circuit. The off-state current is low because the oxide semiconductor is used. Thus, it is not likely that a signal or voltage is leaked in the precharge circuit or the inspection circuit to cause defective display. As a result, a display device that performs accurate display can be provided.

Claims (57)

1. A display device comprising:

a pixel portion including a plurality of pixels; and

a circuit,

wherein the circuit includes a plurality of first transistors,

wherein each of the plurality of pixels includes a second transistor and a display element,

wherein gates of the plurality of first transistors are electrically connected to each other,

wherein at least one of first terminals of the plurality of first transistors is electrically connected to a first wiring, at least another one of the first terminals of the plurality of first transistors is electrically connected to a second wiring, and at least another one of the first terminals of the plurality of first transistors is electrically connected to a third wiring,

wherein all of second terminals of the plurality of first transistors are electrically connected to the pixel portion,

wherein the gates of the plurality of first transistors are in a floating state, and

wherein each of the plurality of first transistors and the second transistor includes an oxide semiconductor.

2. The display device according to claim 1 , wherein the oxide semiconductor included in the plurality of first transistors and the second transistor is an intrinsic semiconductor.

3. The display device according to claim 1 , wherein the display device is a liquid crystal display device.

4. An electronic device comprising:

the display device according to claim 1 ; and

an operation switch.

5. The display device according to claim 1 , wherein a carrier density of the oxide semiconductor is less than 1×10 12 /cm 3 .

6. The display device according to claim 1 , wherein an off-state current per channel width of 1 μm of each of the plurality of first transistors and the second transistor is 10 zA/μm or less.

7. The display device according to claim 1 , wherein the first wiring, the second wiring, and the third wiring are not directly connected to each other.

8. A display device comprising:

a pixel portion including a plurality of pixels; and

a circuit,

wherein the circuit includes a plurality of first transistors,

wherein each of the plurality of pixels includes a second transistor and a display element,

wherein at least one of gates of the plurality of first transistors is electrically connected to a first wiring and at least another one of the gates of the plurality of first transistors is electrically connected to a second wiring,

wherein first terminals of the plurality of first transistors are electrically connected to each other,

wherein all of second terminals of the plurality of first transistors are electrically connected to the pixel portion,

wherein the first terminals of the plurality of first transistors are in a floating state, and

wherein each of the plurality of first transistors and the second transistor includes an oxide semiconductor.

9. The display device according to claim 8 , wherein the oxide semiconductor included in the plurality of first transistors and the second transistor is an intrinsic semiconductor.

10. The display device according to claim 8 , wherein the display device is a liquid crystal display device.

11. An electronic device comprising:

the display device according to claim 8 ; and

an operation switch.

12. The display device according to claim 8 , wherein a carrier density of the oxide semiconductor is less than 1×10 12 /cm 3 .

13. The display device according to claim 8 , wherein an off-state current per channel width of 1 μm of each of the plurality of first transistors and the second transistor is 10 zA/μm or less.

14. The display device according to claim 8 , wherein at least another one of the gates of the plurality of first transistors is electrically connected to a third wiring.

15. The display device according to claim 8 , wherein the first wiring and the second wiring are not directly connected to each other.

16. A display device comprising:

a pixel portion including a plurality of pixels; and

a circuit,

wherein the circuit includes a plurality of first transistors,

wherein each of the plurality of pixels includes a second transistor and a display element,

wherein at least one of gates of the plurality of first transistors is electrically connected to a first wiring and at least another one of the gates of the plurality of first transistors is electrically connected to a second wiring,

wherein at least one of first terminals of the plurality of first transistors is electrically connected to a third wiring and at least another one of the first terminals of the plurality of first transistors is electrically connected to a fourth wiring,

wherein all of second terminals of the plurality of first transistors are electrically connected to the pixel portion,

wherein each of the plurality of first transistors and the second transistor includes an oxide semiconductor, and

wherein an off-state current per channel width of 1 μm of each of the plurality of first transistors and the second transistor is 10 zA/μm or less.

17. The display device according to claim 16 , wherein the oxide semiconductor included in the plurality of first transistors and the second transistor is an intrinsic semiconductor.

18. The display device according to claim 16 , wherein the display device is a liquid crystal display device.

19. An electronic device comprising:

the display device according to claim 16 ; and

an operation switch.

20. The display device according to claim 16 , wherein a carrier density of the oxide semiconductor is less than 1×10 12 /cm 3 .

21. The display device according to claim 16 , wherein at least another one of the gates of the plurality of first transistors is electrically connected to a fifth wiring.

22. The display device according to claim 16 , wherein at least another one of the first terminals of the plurality of first transistors is electrically connected to a sixth wiring.

23. The display device according to claim 16 , wherein the first wiring and the second wiring are not directly connected to each other.

24. The display device according to claim 16 , wherein the third wiring and the fourth wiring are not directly connected to each other.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2011
From: KIMURA, HAJIME; UMEZAKI, ATSUSHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 025752/0357 →
Priority Claims (1)
JP 2010-028285 · Feb 11, 2010 · national
Continuity (1)
Related Publication 20110193846A1 · Aug 11, 2011