IP Library Granted Patent US 9,320,135
Granted Patent B2
US 9,320,135 · App. 13/035,791 · Granted Apr 19, 2016

Electric discharge protection for surface mounted and embedded components

Inventors: Lex Kosowsky (San Jose, CA); Robert Fleming (San Jose, CA); Bhret Graydon (San Jose, CA); Daniel Vasquez (San Jose, CA)
Assignee: LITTELFUSE, INC.
H05K1/0254H05K1/0259H05K1/181H05K2201/0738H05K2203/304
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,320,135
App. No.
13/035,791
Granted
Apr 19, 2016
Kind
B2
Abstract

Printed circuit boards including voltage switchable dielectric materials (VSDM) are disclosed. The VSDMs are used to protect electronic components, arranged on or embedded in printed circuit boards, against electric discharges, such as electrostatic discharges or electric overstresses. During an overvoltage event, a VSDM layer shunts excess currents to ground, thereby preventing electronic components from destruction or damage.

Claims (27)

1. A printed circuit board, comprising:

at least one conductor;

a voltage switchable dielectric material (VSDM) layer applied to the at least one conductor;

an electronic component having at least one lead and disposed on the VSDM layer, wherein the at least one lead is electrically coupled to the VSDM layer;

a via; and

a conductive pad connected to the conductor by the via,

wherein the VSDM layer comprises an active volume defined by a gap between the at least one lead and the conductive pad, wherein the active volume to pass current through to a ground during an overvoltage event.

2. The printed circuit board of claim 1 , wherein the electronic component is a surface mounted component.

3. The printed circuit board of claim 2 , wherein the surface mounted component includes one or more of a resistor, an inductor, and a capacitor.

4. The printed circuit board of claim 2 , wherein the surface mounted component includes one or more of a diode, a transistor, a semiconductor device, a circuit, a chip, and an integrated circuit.

5. The printed circuit board of claim 1 , wherein the VSDM layer is incorporated within a non-conductive layer.

6. The printed circuit board of claim 1 , wherein the VSDM layer is disposed between at least two non-conductive layers.

7. The printed circuit board of claim 1 , wherein the electronic component comprises a thin film resistive layer.

8. A printed circuit board, comprising:

at least one non-conductive layer;

at least one conductor;

a voltage switchable dielectric material (VSDM) layer applied to one of the at least one non-conductive layer;

an electronic component having at least one lead and is mounted to the VSDM layer, wherein the at least one lead is electrically coupled to the VSDM layer; and

a via; and

a conductive pad connected to the conductor by the via,

wherein the VSDM layer comprises an active volume defined by a gap between the at least one lead and the conductive pad, wherein the active volume to pass current through to a ground during an overvoltage event.

9. The printed circuit board of claim 8 , wherein the electronic component is a surface mounted component.

10. The printed circuit board of claim 9 , wherein the surface mounted component includes one or more of a resistor, an inductor, and a capacitor.

11. The printed circuit board of claim 9 , wherein the surface mounted component includes one or more of a diode, a transistor, a semiconductor device, a circuit, a chip, and an integrated circuit.

12. The printed circuit board of 8 , wherein the VSDM layer is incorporated within the at least one non-conductive layer.

13. The printed circuit board of claim 8 , wherein the VSDM layer is disposed between at least two non-conductive layers.

14. The printed circuit board of claim 8 , wherein the electronic component comprises a thin film resistive layer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2014
From: SHOCKING TECHNOLOGIES, INC.
To: LITTELFUSE, INC.
Reel/Frame 032123/0747 →
SECURITY AGREEMENT Recorded Nov 19, 2012
From: SHOCKING TECHNOLOGIES, INC.
To: LITTLEFUSE, INC.
Reel/Frame 029339/0761 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2011
From: KOSOWSKY, LEX; FLEMING, ROBERT; GRAYDON, BHRET; VASQUEZ, DANIEL
To: SHOCKING TECHNOLOGIES, INC.
Reel/Frame 025867/0958 →
Continuity (2)
Provisional Application 61308825 · Feb 26, 2010
Related Publication 20110211319A1 · Sep 1, 2011