IP Library Granted Patent US 8,051,368
Granted Patent B2
US 8,051,368 · App. 13/036,276 · Granted Nov 1, 2011

Microprocessor and method for detecting faults therein

Assignee: The Regents of the Univeristy of Michigan
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,051,368
App. No.
13/036,276
Granted
Nov 1, 2011
Kind
B2
Abstract

A method for detecting microprocessor hardware faults includes sending at least one input signal to a logic block within the microprocessor, collecting an output response to the input signal from the logic block, and determining whether the output response matches an expected output response of the logic block.

Claims (11)

1. A method for detecting microprocessor hardware faults comprising:

partitioning the microprocessor's runtime computation into execution intervals; and

during each of the execution intervals, (i) sampling at least one storage element input signal of the microprocessor at differing times during a single clock cycle, (ii) determining whether the sampled storage element input signals differ, and (iii) creating a record of an occurrence of a hardware fault in another storage element if the sampled storage element input signals differ.

2. The method of claim 1 wherein the at least one storage element input signal is sampled at the end of the clock cycle.

3. The method of claim 1 wherein a state of the microprocessor is preserved at each start of the intervals.

4. The method of claim 3 further comprising restoring the preserved state of the microprocessor.

5. A microprocessor comprising:

a plurality of storage elements electrically connected with logic blocks of the microprocessor and configured to (i) sample at least one storage element input signal of the microprocessor at differing times during a single clock cycle, (ii) determine whether the sampled storage element input signals differ, and (iii) create a record of an occurrence of a hardware fault in at least one of the plurality of storage elements if the sampled storage element input signals differ.

6. The method of claim 5 wherein the at least one storage element input signal is sampled at the end of the clock cycle.

7. The microprocessor of claim 5 further comprising at least one control logic block configured to periodically preserve a state of the microprocessor.

8. The microprocessor of claim 5 further comprising at least one control logic block electrically connected with at least one of the plurality of storage elements and configured to restore a preserved state of the microprocessor if the record indicates an occurrence of a hardware fault.

Assignments (1)
CONFIRMATORY LICENSE Recorded Jun 29, 2011
From: UNIVERSITY OF MICHIGAN
To: NATIONAL SCIENCE FOUNDATION
Reel/Frame 026524/0856 →
Continuity (3)
Division 12252861 · Oct 16, 2008
Provisional Application 60999442 · Oct 18, 2007
Related Publication 20110214014A1 · Sep 1, 2011