IP Library Granted Patent US 8,624,818
Granted Patent B2
US 8,624,818 · App. 13/040,077 · Granted Jan 7, 2014

Apparatuses and methods for reducing power in driving display panels

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,624,818
App. No.
13/040,077
Granted
Jan 7, 2014
Kind
B2
Abstract

Energy sharing circuits and related methods are disclosed herein. A high voltage can be selectively coupled to a first source line and a low voltage can be selectively coupled to a second source line during a first time period. During a subsequent time period, a first coupling switch is activated to inductively couple the first source line to the second source line and diode block the second source line from the first source line. During a subsequent time period, the low voltage is selectively coupled to the first source line and the high voltage is selectively coupled to the second source line. During a subsequent time period, a second coupling switch is activated to inductively couple the second source line to the first source line and diode block the first source line from the second source line.

Claims (91)

1. An energy sharing circuit, comprising:

a first source line;

a second source line;

an inductive coupler configured for performing:

a first selective coupling of the first source line to the second source line through a first forward biased diode and an inductor connected in series; and

a second selective coupling the second source line to the first source line through a second forward biased diode and the inductor connected in series; and

a timing controller configured to:

cause the first selective coupling during a first gap time between a first display time and a second display time; and

cause the second selective coupling during a second gap time between the second display time and the first display time.

2. The energy sharing circuit of claim 1 , wherein:

the first selective coupling uses a first switch to couple devices in series in an order of the first forward biased diode, the inductor, and the first switch; and

the second selective coupling uses a second switch to couple devices in series in an order of the second forward biased diode, the inductor, and the second switch.

3. The energy sharing circuit of claim 1 , wherein:

the first selective coupling uses a first switch to couple devices in series in an order of the first switch, the inductor, and the first forward biased diode; and

the second selective coupling uses a second switch to couple devices in series in an order of the second switch, the inductor, and the second forward biased diode.

4. The energy sharing circuit of claim 1 , further comprising:

a first switch for selectively coupling, a first open, a low voltage, or a high voltage to the first source line; and

a second switch for selectively coupling a second open, the low voltage, or the high voltage to the second source line.

5. The energy sharing circuit of claim 4 , wherein the timing controller is further configured to:

couple the first switch to the high voltage and the second switch to the low voltage during the first display time; and

couple the first switch to the low voltage and the second switch to the high voltage during the second display time.

6. The energy sharing circuit of claim 4 , wherein:

the first switch comprises:

at least one first MOS device operably coupled between the high voltage and the first source line; and

at least one second MOS device operably coupled between the low voltage and the first source line; and

the second switch comprises:

at least one third MOS device operably coupled between the high voltage and the second source line; and

at least one fourth MOS device operably coupled between the low voltage and the second source line.

7. The energy sharing circuit of claim 6 , wherein a first coupling switch is configured to perform the first selective coupling and a second coupling switch is configured to perform the second selective coupling, and further comprising a timing controller configured to:

turn on the at least one first MOS device and the at least one second MOS device during a first display time;

turn on the at least one third MOS device and the at least one fourth MOS device during a second display time;

turn on the first coupling switch during a first gap time between the first display time and the second display time; and

turn on the second coupling switch during a second gap time between the second display time and the first display time.

8. The energy sharing circuit of claim 4 , wherein:

the first source line comprises a first plurality of pixels in a first line, each pixel of the first plurality comprising an access transistor with a source operably coupled to the first source line; and

the second source line comprises a second plurality of pixels in a second line, each pixel of the first plurality comprising an access transistor with a source operably coupled to the second source line.

9. An energy sharing circuit, comprising:

a first high switch for selectively coupling a high voltage to a first source line;

a first low switch for selectively coupling a low voltage to the first source line;

a second high switch for selectively coupling the high voltage to a second source line;

a second low switch for selectively coupling the low voltage to the second source line;

a first diode with an anode operably coupled to the first source line;

a second diode with an anode operably coupled to the second source line;

an inductor with a first side operably coupled to a cathode of the first diode and a second side operably coupled to a cathode of the second diode;

a first coupling switch for selectively coupling the first source line to the first side of the inductor; and

a second coupling switch for selectively coupling the second source line to the second side of the inductor.

10. The energy sharing circuit of claim 9 , further comprising a timing controller configured to:

close the first high switch and the second low switch during a first display time;

close the first low switch and the second high switch during a second display time;

close the first coupling switch for a first gap time between the first display time and the second display time; and

close the second coupling switch for a second gap time between the second display time and the first display time.

11. The energy sharing circuit of claim 9 , wherein each of the first high switch and the second high switch comprise a MOS circuit selected from the group consisting of a p-channel transistor, an n-channel transistor, and a transmission gate.

12. The energy sharing circuit of claim 9 , wherein each of the first low switch and the second low switch comprise a MOS circuit selected from the group consisting of a p-channel transistor, an n-channel transistor, and a transmission gate.

13. The energy sharing circuit of claim 9 , wherein each of the first coupling switch and the second coupling switch comprise a MOS circuit selected from the group consisting of a p-channel transistor, an n-channel transistor, and a transmission gate.

14. The energy sharing circuit of claim 9 , wherein:

the first source line comprises a first plurality of pixels in a first line, each pixel of the first plurality comprising an access transistor with a source operably coupled to the first source line; and

the second source line comprises a second plurality of pixels in a second line, each pixel of the first plurality comprising an access transistor with a source operably coupled to the second source line.

15. A method for energy sharing, comprising:

selectively coupling a high voltage to a first source line and selectively coupling a low voltage to a second source line during a first display time;

activating a first coupling switch to inductively couple the first source line to the second source line and diode block the second source line from the first source line;

selectively coupling the low voltage to the first source line and selectively coupling the high voltage to the second source line during a second display time; and

activating a second coupling switch to inductively couple the second source line to the first source line and diode block the first source line from the second source wherein:

the activating the first coupling switch occurs during a first gap time between the first display time and the second display time; and

the activating the second coupling switch occurs during a second gap time between the second display time and the first display time.

16. The method of claim 15 , further comprising:

charging and discharging source nodes of access transistors in a first plurality of pixels in a first line coupled to the first source line; and

charging and discharging source nodes of access transistors in a second plurality of pixels in a second line coupled to the first source line.

17. The method of claim 15 , wherein:

activating the first coupling switch charges the second source line to an intermediate high voltage higher than a midpoint between the high voltage and the low voltage and charges the first source line to an intermediate low voltage lower than the midpoint; and

activating the second coupling switch charges the first source line to the intermediate high voltage and charges the second source line to the intermediate low voltage.

18. A method for energy sharing, comprising:

during a first time period, charging a first source line to a high voltage and charging a second source line to a low voltage;

during a second time period subsequent to the first time period:

inductively moving charge from the second source line to the first source line to move the second source line to an intermediate high voltage and the first source line to an intermediate low voltage; and

blocking the second source line from returning charge to the first source line;

during a third time period subsequent to the second time period, charging the second source line to the high voltage and charging the first source line to the low voltage; and

during a fourth time period subsequent to the third time period:

inductively moving charge from the first source line to the second source line to move the first source line to the intermediate high voltage and the second source line to the intermediate low voltage; and

blocking the first source line from returning charge to the second source line.

19. The method of claim 18 , wherein:

blocking the second source line from returning charge to the first source line comprises biasing a first diode to conduct from the first source line load to the second source line load; and

blocking the first source line from returning charge to the second source line comprises biasing a second diode to conduct from the second source line load to the first source line load.

20. The method of claim 18 , wherein:

inductively moving charge from the first source line comprises switchably coupling a first series diode and an inductor between the first source line and the second source line; and

inductively moving charge from the second source line comprises switchably coupling a second series diode and the inductor between the second source line and the first source line.

21. The method of claim 18 , wherein:

charging and discharging the first source line comprises charging and discharging source nodes of access transistors in a first plurality of pixels in a first line; and

charging and discharging the second source line comprises charging and discharging source nodes of access transistors in a second plurality of pixels in a second line.

22. The method of claim 18 , wherein:

the intermediate high voltage is higher than a midpoint between the high voltage and the low voltage; and

the intermediate low voltage lower than the midpoint.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Mar 29, 2019
From: JPMORGAN CHASE BANK, N.A.
To: INTEGRATED DEVICE TECHNOLOGY, INC.; GIGPEAK, INC.; CHIPX, INCORPORATED; ENDWAVE CORPORATION; MAGNUM SEMICONDUCTOR, INC.
Reel/Frame 048746/0001 →
SECURITY AGREEMENT Recorded Apr 5, 2017
From: INTEGRATED DEVICE TECHNOLOGY, INC.; GIGPEAK, INC.; MAGNUM SEMICONDUCTOR, INC.; ENDWAVE CORPORATION; CHIPX, INCORPORATED
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042166/0431 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 3, 2011
From: BROKAW, A. PAUL; HER, JUNE; BARROW, JEFFREY G.
To: INTEGRATED DEVICE TECHNOLOGY, INC.
Reel/Frame 025898/0179 →