IP Library Granted Patent US 8,173,466
Granted Patent B2
US 8,173,466 · App. 13/046,584 · Granted May 8, 2012

Method for fabricating LED chip comprising reduced mask count and lift-off processing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,173,466
App. No.
13/046,584
Granted
May 8, 2012
Kind
B2
Abstract

A method for fabricating a light emitting diode chip is provided. In the method, a half-tone mask process, a gray-tone mask process or a multi-tone mask process is applied and combined with a lift-off process to further reduce process steps of the light emitting diode chip. In the present invention, some components may also be simultaneously formed by an identical process to reduce the process steps of the light emitting diode chip. Consequently, the fabricating method of the light emitting diode provided in the present invention reduces the cost and time for the fabrication of the light emitting diode.

Claims (17)

1. A method for fabricating a light emitting diode chip, comprising:

forming a semiconductor layer and a dielectric layer sequentially on a substrate;

forming a first patterned photoresist layer on the dielectric layer, wherein the first patterned photoresist layer comprises a first photoresist block and a second photoresist block, and a thickness of the first photoresist block is thinner than a thickness of the second photoresist block;

removing a portion of the dielectric layer and a portion of the semiconductor layer with the first patterned photoresist layer as a mask to form a semiconductor device layer;

reducing a thickness of the first patterned photoresist layer until the first photoresist block is removed completely and using the remaining second photoresist block as a mask to partially remove the dielectric layer to form a patterned dielectric layer, wherein the patterned dielectric layer partially exposes the semiconductor device layer;

removing the remaining second photoresist block; and

forming a current spreading layer and a plurality of electrodes on the patterned dielectric layer and the semiconductor device layer;

wherein the current spreading layer and the plurality of electrodes are fabricated by different mask processes respectively; and

the step of forming the current spreading layer and the plurality of electrodes comprises:

forming the current spreading layer on the patterned dielectric layer and the semiconductor device layer;

forming a passivation layer on the current spreading layer and the semiconductor device layer;

forming a second patterned photoresist layer on the passivation layer;

removing partially the passivation layer to form a patterned passivation layer with the second patterned photoresist layer as a mask, wherein the patterned passivation layer exposes a portion of the semiconductor device layer and a portion of the current spreading layer;

forming an electrode material layer entirely; and

removing the second patterned photoresist layer to strip the electrode material layer thereon and form the plurality of electrodes, wherein the plurality of electrodes are electrically connected with the semiconductor device layer and the current spreading layer.

2. The method for fabricating the light emitting diode chip as claimed in claim 1 , further comprising forming the passivation layer on the current spreading layer and the semiconductor device layer not covered by the plurality of electrodes.

3. The method for fabricating the light emitting diode chip as claimed in claim 1 , wherein the step of forming the first patterned photoresist layer comprises using a half-tone mask process, a gray-tone mask process or a multi-tone mask process.

Assignments (1)
MERGER Recorded Mar 27, 2026
From: LEXTAR ELECTRONICS CORPORATION
To: ENNOSTAR CORPORATION
Reel/Frame 075286/0822 →