IP Library Granted Patent US 8,723,245
Granted Patent B2
US 8,723,245 · App. 13/052,531 · Granted May 13, 2014

Nonvolatile memory device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,723,245
App. No.
13/052,531
Granted
May 13, 2014
Kind
B2
Abstract

According to one embodiment, a nonvolatile memory device includes a substrate, first and second tunnel insulating films, first and second floating gate electrodes, an intergate insulating film and a control gate electrode. The substrate has first and second active regions isolated from each other by an element isolation trench. The first and second tunnel insulating films are located in the first and second active regions, respectively. The first and second floating gate electrodes are located on the first and second tunnel insulating films, respectively. The intergate insulating film includes a first insulating layer of a first insulating material, an electron trap layer of a second insulating material on the first insulating layer, and a second insulating layer of the first insulating material on the electron trap layer. The control gate electrode is located on the intergate insulating film.

Claims (46)

1. A nonvolatile memory device comprising:

a substrate comprising first and second active regions isolated from each other by an element isolation trench;

first and second tunnel insulating films located in the first and second active regions, respectively;

first and second floating gate electrodes located on the first and second tunnel insulating films, respectively;

a control gate electrode located above the first and second floating gate electrodes;

a first insulating layer of a first insulating material located on top surfaces and side surfaces of the first and second floating gate electrodes, located in direct physical contact with side surfaces of the first and second tunnel insulating films and located on an inner surface of the element isolation trench;

an electron trap layer of a second insulating material located on the first insulating layer, the second insulating material comprising an electron trapping property by which an electron moving from the first and second active regions to the control gate electrode is trapped; and

a second insulating layer of the first insulating material on the electron trap layer,

wherein the first insulating material is lower in electron trapping property than the second material, and

the first insulating layer and the electron trap layer fill the element isolation trench, fill a first space between the first tunnel insulating film and the second tunnel insulating film, and fill a second space between the first floating gate electrode and the second floating gate electrode; and

wherein the second insulating layer is in direct physical contact with the electron trap layer and does not fill the second space between the first floating gate electrode and the second floating gate electrode.

2. The device of claim 1 ,

wherein the second insulating material is silicon nitride, a metal oxide film or metal silicate, and

the electron trap layer comprises a single-layer structure or a laminated structure.

3. The device of claim 1 ,

wherein the first insulating material is silicon oxide, and

the second insulating material is silicon nitride.

4. The device of claim 1 , further comprising:

a third insulating layer of the second insulating material located between the inner surface of the element isolation trench and the first insulating layer, located between the top surface of the first floating gate electrode and the first insulating layer, located between the side surface of the first floating gate electrode and the first insulating layer, located between the top surface of the second floating gate electrode and the first insulating layer, and located between the side surface of the second floating gate electrode and the first insulating layer.

5. The device of claim 4 ,

wherein the second insulating material is silicon nitride.

6. The device of claim 4 , further comprising:

a fourth insulating layer of the second insulating material on the second insulating layer.

7. The device of claim 6 ,

wherein the second insulating material is silicon nitride.

8. The device of claim 1 , further comprising:

a fourth insulating layer of the second insulating material on the second insulating layer.

9. The device of claim 8 ,

wherein the second insulating material is silicon nitride.

10. A nonvolatile memory device comprising:

a substrate comprising first and second active regions isolated from each other by an element isolation trench;

first and second tunnel insulating films located in the first and second active regions, respectively;

first and second floating gate electrodes located on the first and second tunnel insulating films, respectively;

a control gate electrode located above the first and second floating gate electrodes;

a first insulating layer of a first insulating material located on top surfaces and side surfaces of the first and second floating gate electrodes, located in direct physical contact with side surfaces of the first and second tunnel insulating films and located on an inner surface of the element isolation trench;

an electron trap layer of a second insulating material located on the first insulating layer, the second insulating material comprising an electron trapping property by which an electron moving from the first and second active regions to the control gate electrode is trapped; and

a second insulating layer formed of the first insulating material located on the electron trap layer,

wherein the first insulating material is lower in electron trapping property than the second material, and

the first insulating layer, the electron trap layer and the second insulating layer fill the element isolation trench, fill a first space between the first tunnel insulating film and the second tunnel insulating film, and fill a second space between the first floating gate electrode and the second floating gate electrode; and

wherein the second insulating layer is in direct physical contact with the electron trap layer and does not fill the second space between the first floating gate electrode and the second floating gate electrode.

11. The device of claim 10 ,

wherein the second insulating material is silicon nitride, a metal oxide film or metal silicate, and

the electron trap layer comprises a single-layer structure or a laminated structure.

12. The device of claim 10 ,

wherein the first insulating material is silicon oxide, and

the second insulating material is silicon nitride.

Assignments (5)
CHANGE OF NAME AND ADDRESS Recorded Jul 29, 2021
From: K.K PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 057016/0551 →
MERGER Recorded Jul 29, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K PANGEA
Reel/Frame 057016/0586 →
CHANGE OF NAME AND ADDRESS Recorded Jul 29, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 057016/0611 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 3, 2011
From: AKAHORI, HIROSHI; NISHIHARA, KIYOHITO; KONDO, MASAKI; ZHANG, YINGKANG; KONDO, SHIGEO; NAGASHIMA, HIDENOBU; IWASAWA, KAZUAKI; ICHIKAWA, TAKASHI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 026216/0193 →