IP Library Granted Patent US 8,558,340
Granted Patent B2
US 8,558,340 · App. 13/067,656 · Granted Oct 15, 2013

Semiconductor device, solid-state imaging device, method for manufacturing semiconductor device, method for manufacturing solid-state imaging device, and electronic apparatus

Inventor: Yuki Miyanami (Kanagawa, JP)
Assignee: Sony Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,558,340
App. No.
13/067,656
Granted
Oct 15, 2013
Kind
B2
Abstract

Disclosed herein is a semiconductor device including an element isolation region configured to be formed on a semiconductor substrate, wherein the element isolation region is formed of a multistep trench in which trenches having different diameters are stacked and diameter of an opening part of the lower trench is smaller than diameter of a bottom of the upper trench.

Claims (24)

1. A solid-state imaging device comprising:

unit pixels arranged two-dimensionally, each of the unit pixels including a light receiving part and at least one transistor to convert a charge obtained by photoelectric conversion in the light receiving part to a signal; and

an element isolation region configured to isolate the unit pixel and have a trench structure,

wherein the element isolation region is formed of a multistep trench, the multistep trench including at least two trenches having different diameters stacked in a depth direction of the semiconductor substrate, a diameter of an opening part of a lower trench being smaller than a diameter of a bottom of an upper trench, and

wherein a plurality of semiconductor layers whose impurity concentrations differ in the depth direction are formed inside the multistep trench.

2. The solid-state imaging device according to claim 1 , wherein the multistep trench is formed from a front surface side on which an interconnect connected to the transistor is formed.

3. The solid-state imaging device according to claim 1 , wherein light is allowed to be incident from a surface opposite to a surface around which an interconnect connected to the transistor is formed.

4. The solid-state imaging device according to claim 1 , wherein the element isolation region is made by forming a semiconductor layer of a conductivity type opposite to a conductivity type of a semiconductor layer configuring the light receiving part in the multistep trench.

5. The solid-state imaging device according to claim 1 , wherein the plurality of semiconductor layers whose impurity concentrations differ in the depth direction differ gradually in the depth direction.

6. A solid-state imaging device comprising:

unit pixels arranged two-dimensionally, each of the unit pixels including a semiconductor device, the semiconductor device including an element isolation region formed on a substrate, the element isolation region including a multistep trench, the multistep trench including at least an upper trench and a lower trench stacked in a depth direction of the substrate, the upper trench and the lower trench having different diameters, and each of the unit pixels further including a light receiving part and at least one transistor to convert a charge obtained by photoelectric conversion in the light receiving part to a signal,

wherein a plurality of layers are stacked in a depth direction within the multistep trench, and,

wherein, within each unit pixel, the element isolation region of the semiconductor device is configured to isolate the unit pixel, and

wherein the multistep trench is formed from a front surface side on which an interconnect is connected to the transistor.

7. A solid-state imaging device comprising:

unit pixels arranged two-dimensionally, each of the unit pixels including a semiconductor device, the semiconductor device including an element isolation region formed on a substrate, the element isolation region including a multistep trench, the multistep trench including at least an upper trench and a lower trench stacked in a depth direction of the substrate, the upper trench and the lower trench having different diameters, and each of the unit pixels further including a light receiving part and at least one transistor to convert a charge obtained by photoelectric conversion in the light receiving part to a signal,

wherein a plurality of layers are stacked in a depth direction within the multistep trench, and,

wherein, within each unit pixel, the element isolation region of the semiconductor device is configured to isolate the unit pixel, and

wherein the solid-state imaging device light is configured to allow light to be incident from a surface opposite to a surface around which an interconnect connected to the transistor is formed.

8. A solid-state imaging device comprising:

unit pixels arranged two-dimensionally, each of the unit pixels including a semiconductor device, the semiconductor device including an element isolation region formed on a substrate, the element isolation region including a multistep trench, the multistep trench including at least an upper trench and a lower trench stacked in a depth direction of the substrate, the upper trench and the lower trench having different diameters, and each of the unit pixels further including a light receiving part and at least one transistor to convert a charge obtained by photoelectric conversion in the light receiving part to a signal,

wherein a plurality of layers are stacked in a depth direction within the multistep trench, and,

wherein, within each unit pixel, the element isolation region of the semiconductor device is configured to isolate the unit pixel, and

wherein the plurality of layers stacked in the depth direction within the multistep trench includes a semiconductor layer of a conductivity type opposite to a conductivity type of a portion of the light receiving part.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 17, 2011
From: MIYANAMI, YUKI
To: SONY CORPORATION
Reel/Frame 026579/0425 →
Priority Claims (1)
JP 2010-164125 · Jul 21, 2010 · national
Continuity (1)
Related Publication 20120018617A1 · Jan 26, 2012