IP Library Granted Patent US 8,362,833
Granted Patent B2
US 8,362,833 · App. 13/131,039 · Granted Jan 29, 2013

Amplifier circuitry, integrated circuit and communication unit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,362,833
App. No.
13/131,039
Granted
Jan 29, 2013
Kind
B2
Abstract

Amplifier circuitry comprising a class-D amplifier for amplifying an audio input signal. The amplifier circuitry comprises sigma-delta modulation logic arranged to receive the audio input signal and to generate a modulated signal representative of the audio input signal, and an output stage arranged to generate an output signal for the amplifier circuitry. The amplifier circuitry further comprises finite impulse response, filter logic operably coupled between the modulation logic and the output stage, and having at least one zero in its transfer function arranged to substantially pass signal components within the modulated signal occurring at frequencies less than the at least one zero and to attenuate signal components within the modulated signal at frequencies greater than the at least one zero.

Claims (26)

1. An amplifier circuitry comprising a class-D amplifier for amplifying an audio input signal, the amplifier circuitry comprising:

sigma-delta modulation logic arranged to receive the audio input signal and to generate a modulated signal that is representative of the audio input signal;

an output stage arranged to generate an output signal based on the modulated signal;

a finite impulse response, FIR, digital filter, operably coupled between the sigma-delta modulation logic and the output stage, and having at least one zero in its transfer function arranged to substantially pass signal components within the modulated signal occurring at frequencies less than the at least one zero and to attenuate signal components within the modulated signal at frequencies greater than the at least one zero;

at least one feedback loop arranged to provide feedback signal to the sigma-delta modulation logic from the output signal; and

at least one further feedback loop arranged to provide feedback to the sigma-delta modulation logic from the modulated signal generated thereby; the at least one feedback loop arranged to provide feedback from the sigma-delta modulation logic comprises power supply representation logic arranged to introduce a representation of power supply noise into the at least one feedback loop.

2. The amplifier circuitry of claim 1 wherein the frequencies less than the at least one zero that are passed represent wanted audio frequencies and frequencies greater than the at least one zero that are attenuated represent higher frequencies comprising quantization noise.

3. The amplifier circuitry of claim 1 wherein the FIR digital filter comprises FIR filter logic having a transfer function with k zeros substantially equally distributed between zero hertz and the switching frequency of the modulation logic.

4. The amplifier circuitry of claim 1 wherein the FIR digital filter is arranged to substantially pass signal components within the modulated signal that represent wanted audio frequencies, and to attenuate signal components within the modulated signal represent frequencies substantially in a region of half a switching frequency of the modulation logic.

5. The amplifier circuitry of claim 3 wherein the FIR digital filter comprises a digital delay component in a form of a flip-flop.

6. The amplifier circuitry of claim 4 wherein the sigma-delta modulation logic is further arranged to shape quantization noise such that the quantization noise is substantially concentrated at frequencies in a region of half the switching frequency of the modulation logic.

7. The amplifier circuitry of claim 1 wherein the power supply representation logic comprises mock power stage and mock load circuitry.

8. The amplifier circuitry of claim 7 wherein the mock power stage comprises a mock power stage having an ‘ON’ impedance substantially N times higher than the output stage of the amplifier circuitry.

9. The amplifier circuitry of claim 7 wherein the mock load circuitry comprises an impedance substantially N times higher than that of a load of the amplifier circuitry.

10. The amplifier circuitry of claim 1 wherein the sigma-delta modulation logic comprises an ith order modulator, and further feedback loops arranged to provide feedback to the sigma-delta modulation logic from the modulated signal generated thereby.

11. An integrated device comprising an amplifier circuitry having a class-D amplifier for amplifying an audio input signal, the amplifier circuitry comprising:

sigma-delta modulation logic arranged to receive the audio input signal and to generate a modulated signal that is representative of the audio input signal; and

an output stage arranged to generate an output signal based on the modulated signal;

a finite impulse response, FIR, digital filter, operably coupled between the sigma-delta modulation logic and the output stage, and having at least one zero in its transfer function arranged to substantially pass signal components within the modulated signal occurring at frequencies less than the at least one zero and to attenuate signal components within the modulated signal at frequencies greater than the at least one zero;

at least one feedback loop arranged to provide a feedback signal to the sigma-delta modulation logic from the output signal; and

at least one further feedback loop arranged to provide feedback to the sigma-delta modulation logic from the modulated signal generated thereby; the at least one feedback loop arranged to provide feedback from the sigma-delta modulation logic comprises power supply representation logic arranged to introduce a representation of power supply noise into the at least one feedback loop.

12. A communication unit comprising the amplifier circuitry of claim 1 .

13. The amplifier circuitry of claim 2 wherein the FIR digital filter is arranged to substantially pass signal components within the modulated signal that represent wanted audio frequencies, and to attenuate signal components within the modulated signal represent frequencies substantially in a region of half a switching frequency of the modulation logic.

14. The amplifier circuitry of claim 4 wherein the FIR digital filter comprises a digital delay component in a form of a flip-flop.

15. The amplifier circuitry of claim 1 wherein the sigma-delta modulation logic comprises an ith order modulator, and further feedback loops arranged to provide feedback to the sigma-delta modulation logic from the modulated signal generated thereby.

16. The amplifier circuitry of claim 5 wherein the sigma-delta modulation logic is further arranged to shape quantization noise such that the quantization noise is substantially concentrated at frequencies in a region of half the switching frequency of the modulation logic.

Assignments (29)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
PATENT RELEASE Recorded Aug 17, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 039707/0471 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NORTH STAR INNOVATIONS INC.
Reel/Frame 037694/0264 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0285 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0334 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0387 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027621/0928 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027622/0075 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027622/0477 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2011
From: ODDOART, LUDOVIC; LE MEN, BERENGERE
To: FREESCALE SEMICONDUCTOR INC
Reel/Frame 026336/0626 →