IP Library Granted Patent US 8,731,502
Granted Patent B2
US 8,731,502 · App. 13/145,125 · Granted May 20, 2014

Integrated circuit comprising frequency generation circuitry for controlling a frequency source

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,731,502
App. No.
13/145,125
Granted
May 20, 2014
Kind
B2
Abstract

An integrated circuit comprises frequency generation circuitry for controlling a frequency source for use in an automotive radar system. The frequency generation circuitry comprises low-path modulation circuitry arranged to generate a first, low-path control signal for providing lower frequency modulation of the frequency source, the low-path modulation circuitry comprising a Phase Locked Loop (PLL) arranged to generate the low-path control signal for controlling the frequency source and a fractional-N divider located within a feedback loop of the PLL, and frequency pattern control module operably coupled to the fractional-N divider and arranged to control the fractional-N divider, by way of at least a first, lower frequency pattern control signal. The frequency generation circuitry further comprises high-path modulation circuitry arranged to generate a second, high-path control signal for providing higher frequency modulation of the frequency source.

Claims (69)

1. An integrated circuit comprising:

frequency generation circuitry for controlling a frequency source for use in an automotive radar system, the frequency generation circuitry comprising:

low-path modulation circuitry arranged to generate a first, low-path control signal for providing lower frequency modulation of the frequency source wherein the low-path modulation circuitry comprises a Phase Locked Loop (PLL) arranged to generate the low-path control signal for controlling the frequency source and a fractional-N divider located within a feedback loop of the PLL;

a frequency pattern control module operably coupled to the fractional-N divider and arranged to control the fractional-N divider by way of at least a first, lower frequency pattern control signal, wherein the frequency pattern control module comprises ramp generator logic arranged to generate the frequency control signal, wherein the ramp generator logic comprises accumulator logic arranged to increment or decrement the frequency pattern control signal by a ramp slope value each clock cycle; and

high-path modulation circuitry arranged to generate a second, high-path control signal for providing higher frequency modulation of the frequency source.

2. The integrated circuit of claim 1 , wherein:

the low-path modulation circuitry is arranged to generate a low-path control signal for providing Frequency Modulated Continuous Wave (FMCW) modulation of the frequency source; and

the high-path modulation circuitry is arranged to generate a high-path control signal for providing Frequency Shift Keying (FSK) modulation of the frequency source.

3. The integrated circuit of claim 1 wherein the high-path modulation circuitry comprises a digital to analogue (DAC) converter arranged to:

receive from the frequency pattern control module at least a higher frequency pattern control signal; and

generate a high-path control signal for providing high-path frequency modulation of the frequency source in accordance with the received at least higher frequency pattern control signal.

4. The integrated circuit of claim 3 wherein the frequency pattern control module comprises a frequency modulation control module operably coupled to:

a lower-path modulation generator arranged to generate the lower frequency pattern control signal provided to at least the low-path modulation circuitry; and

a higher-path modulation generator arranged to generate the higher frequency pattern control signal provided to at least the high-path modulation circuitry.

5. The integrated circuit of claim 4 wherein the frequency modulation control module comprises:

at least one programmable register for storing at least one frequency modulation control parameter value; and

a digital interface via which the at least one frequency modulation control parameter value stored within the at least one programmable register is able to be programmed.

6. The integrated circuit of claim 1 wherein the high-path modulation circuitry further comprises high-path calibration circuitry arranged to:

receive the low-path control signal generated by the low-path modulation circuitry; and

generate a high-path calibration signal provided to the frequency pattern control module.

7. The integrated circuit of claim 1 , wherein:

the low-path modulation circuitry further comprises Sigma Delta modulation circuitry;

the frequency pattern control module is operably coupled to the fractional-N divider via the Sigma Delta modulation circuitry and arranged to provide at least the lower frequency pattern control signal to the Sigma Delta modulation circuitry; and

the Sigma Delta modulation circuitry is arranged to modulate at least the lower frequency pattern control signal and provide a modulated control signal to the fractional-N divider.

8. The integrated circuit of claim 1 wherein the frequency pattern control module is arranged to generate frequency pattern control signals for a range of frequency modulation schemes.

9. The integrated circuit claim 1 wherein the frequency pattern control module is arranged to generate at least one synchronisation signal for external synchronisation with frequency generation circuitry.

10. The integrated circuit of claim 1 wherein the frequency generation circuitry comprises a fractional-N PLL comprising at least one characteristic from a group of: a high and wide variable division ratio, a high resolution Sigma Delta modulator, a high bandwidth, wide frequency control, and low phase noise.

11. A method for controlling a frequency source for an automotive radar system, the method comprising:

generating a lower frequency pattern control signal and a higher frequency pattern control signal, wherein generating the lower frequency pattern control signal comprises generating a frequency control signal by an accumulator logic arranged to increment or decrement the lower frequency pattern control signal by a ramp slope value each clock cycle;

providing at least the lower frequency pattern control signal to a fractional-N divider within a feedback loop of a phase locked loop (PLL) and modulating thewe frequency source with a low-path control signal generated by the PLL; and

providing at least the higher frequency pattern control signal to a high-path modulation circuitry and further modulating the frequency source with a high-path control signal generated by the high-path modulation circuitry.

12. The method of claim 11 further comprising:

generating the lower frequency pattern control signal to provide Frequency Modulated Continuous Wave (FMCW) modulation of the frequency source; and

generating the higher frequency pattern control signal to provide Frequency Shift Keying (FSK) modulation of the frequency source.

13. An automotive radar system comprising frequency generation circuitry for controlling a frequency source, the frequency generation circuitry comprising:

low-path modulation circuitry arranged to generate a first, low-path control signal for providing lower frequency modulation of the frequency source, wherein the low-path modulation circuitry comprises a Phase Locked Loop (PLL) arranged to generate the low-path control signal for controlling the frequency source and a fractional-N divider located within a feedback loop of the PLL;

a frequency pattern control module operably coupled to the fractional-N divider and arranged to control the fractional-N divider by way of at least a first, lower frequency pattern control signal; and

high-path modulation circuitry arranged to generate a second, high-path control signal for providing higher frequency modulation of the frequency source, wherein the high-path modulation circuitry further comprises high-path calibration circuitry arranged to receive the low-path control signal, and to generate a high-path calibration signal provided to the frequency pattern control module.

14. The automotive radar system of claim 13 , wherein:

the low-path modulation circuitry is arranged to generate a low-path control signal for providing Frequency Modulated Continuous Wave (FMCW) modulation of the frequency source; and

the high-path modulation circuitry is arranged to generate a high-path control signal for providing Frequency Shift Keying (FSK) modulation of the frequency source.

15. The automotive radar system of claim 13 wherein the high-path modulation circuitry comprises a digital to analogue (DAC) converter arranged to:

receive from the frequency pattern control module at least a higher frequency pattern control signal, and

generate a high-path control signal for providing high-path frequency modulation of the frequency source in accordance with the received at least higher frequency pattern control signal.

16. The automotive radar system of claim 15 wherein the frequency pattern control module comprises a frequency modulation control module operably coupled to:

a lower-path modulation generator arranged to generate the lower frequency pattern control signal provided to at least the low-path modulation circuitry, and

a higher-path modulation generator arranged to generate the higher frequency pattern control signal provided to at least the high-path modulation circuitry.

17. The automotive radar system of claim 13 , wherein:

the low-path modulation circuitry further comprises Sigma Delta modulation circuitry;

the frequency pattern control module is operably coupled to the fractional-N divider via the Sigma Delta modulation circuitry, and arranged to provide at least the lower frequency pattern control signal to the Sigma Delta modulation circuitry; and

the Sigma Delta modulation circuitry is arranged to modulate at least the lower frequency pattern control signal and provide a modulated control signal to the fractional-N divider.

18. An integrated circuit comprising:

frequency generation circuitry for controlling a frequency source for use in an automotive radar system, the frequency generation circuitry comprising:

low-path modulation circuitry arranged to generate a first, low-path control signal for providing lower frequency modulation of the frequency source wherein the low-path modulation circuitry comprises a Phase Locked Loop (PLL) arranged to generate the low-path control signal for controlling the frequency source and a fractional-N divider located within a feedback loop of the PLL;

a frequency pattern control module operably coupled to the fractional-N divider and arranged to control the fractional-N divider by way of at least a first, lower frequency pattern control signal; and

high-path modulation circuitry arranged to generate a second, high-path control signal for providing higher frequency modulation of the frequency source;

wherein:

the low-path modulation circuitry is arranged to generate a low-path control signal for providing Frequency Modulated Continuous Wave (FMCW) modulation of the frequency source; and

the high-path modulation circuitry is arranged to generate a high-path control signal for providing Frequency Shift Keying (FSK) modulation of the frequency source.

19. The integrated circuit of claim 18 wherein the high-path modulation circuitry further comprises high-path calibration circuitry arranged to:

receive the low-path control signal generated by the low-path modulation circuitry; and

generate a high-path calibration signal provided to the frequency pattern control module.

20. An integrated circuit comprising:

frequency generation circuitry for controlling a frequency source for use in an automotive radar system, the frequency generation circuitry comprising:

low-path modulation circuitry arranged to generate a first, low-path control signal for providing lower frequency modulation of the frequency source wherein the low-path modulation circuitry comprises a Phase Locked Loop (PLL) arranged to generate the low-path control signal for controlling the frequency source and a fractional-N divider located within a feedback loop of the PLL;

a frequency pattern control module operably coupled to the fractional-N divider and arranged to control the fractional-N divider by way of at least a first, lower frequency pattern control signal; and

high-path modulation circuitry arranged to generate a second, high-path control signal for providing higher frequency modulation of the frequency source, wherein the high-path modulation circuitry further comprises high-path calibration circuitry arranged to:

receive the low-path control signal generated by the low-path modulation circuitry; and

generate a high-path calibration signal provided to the frequency pattern control module.

Assignments (31)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0241. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 5, 2017
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 041260/0850 →
MERGER Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 040652/0241 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0334 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0285 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0387 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027622/0477 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027622/0075 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027621/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2011
From: SALLE, DIDIER; DOARE, OLIVIER; DUGALLEIX, STEPHANE
To: FREESCALE SEMICONDUCTOR INC
Reel/Frame 026611/0051 →