IP Library Granted Patent US 8,922,235
Granted Patent B2
US 8,922,235 · App. 13/150,782 · Granted Dec 30, 2014

Method and system for testing semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,922,235
App. No.
13/150,782
Granted
Dec 30, 2014
Kind
B2
Abstract

A method for testing a semiconductor device includes testing the semiconductor device in a plurality of operation modes sequentially, and programming the semiconductor device to operate in at least one of the operation modes when the semiconductor device passes the testing.

Claims (18)

1. A method for testing a semiconductor device, comprising:

testing the semiconductor device in a plurality of operation modes sequentially; and

programming the semiconductor device to operate in at least one of the operation modes when the semiconductor device passes the testing.

2. The method of claim 1 , wherein the testing of the semiconductor device in the plurality of test modes sequentially comprises testing an operation of the semiconductor device in a first operation mode.

3. The method of claim 2 , further comprising:

terminating the testing of the semiconductor device if the semiconductor passes the testing in the first operation mode; and

testing the operation of the semiconductor device in a second operation mode if the semiconductor device fails the testing in the first operation mode.

4. The method of claim 3 , further comprising:

programming the semiconductor device to operate in the second operation mode if the semiconductor device passes the testing in the second operation mode; and

testing the operation of the semiconductor device in a third operation mode if the semiconductor device fails the testing in the second operation mode.

5. The method of claim 4 , further comprising:

programming the semiconductor device to operate in the third operation mode if the semiconductor device passes the testing in the third operation mode; and

terminating the testing of the semiconductor device if the semiconductor device fails the testing in the third operation mode.

6. The method of claim 4 , wherein conditions to pass for the semiconductor device become progressively easier in going from the first operation mode to the third operation mode.

7. The method of claim 1 , where the operation modes includes a normal operation mode and a test operation mode of the semiconductor device.

8. The method of claim 1 , further comprising terminating the testing of the semiconductor device when the semiconductor device passes the testing in at least one of the operation modes.

9. The method of claim 1 , wherein conditions to pass for the semiconductor device become progressively easier in going from the first one to the last one of the operation modes.

10. The method of claim 1 , further comprising terminating the testing of the semiconductor device when the semiconductor device fails the testing in the plurality of operation modes.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067335/0246 →
CHANGE OF NAME Recorded Nov 28, 2014
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 034496/0181 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 1, 2011
From: KU, KIE-BONG; LEE, LEE-BUM
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 026371/0798 →