IP Library Granted Patent US 8,598,712
Granted Patent B2
US 8,598,712 · App. 13/164,757 · Granted Dec 3, 2013

Semiconductor structure formed by double patterning technique

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,598,712
App. No.
13/164,757
Granted
Dec 3, 2013
Kind
B2
Abstract

A method for fabricating a semiconductor layout includes providing a first layout having a plurality of line patterns and a second layout having a plurality of connection patterns, defining at least a first to-be-split pattern overlapping with the connection pattern among the line patterns, splitting the first to-be-split pattern at where the first to-be-split pattern overlapping with the connection pattern, decomposing the first layout to form a third layout and a fourth layout, and outputting the third layout and the further layout to a first mask and a second mask respectively.

Claims (9)

1. A semiconductor structure comprising:

a line pattern comprising at least a first line and a second line parallel with each other, and at least a portion of the first line and a portion of the second line being connected to each other in a connection region, the first line comprising a first line width and the second line comprising a second line width; and

a connection pattern positioned in the connection region for electrically connecting the first line and the second line,

wherein the line pattern comprises a third line width within the connection region, and the third line width is larger than the first line width and the second line width.

2. The semiconductor structure according to claim 1 , wherein the first line and the second line are arranged in an aligned fashion or misaligned fashion.

3. The semiconductor structure according to claim 1 , wherein the first line and the second line are coplanar.

4. The semiconductor structure according to claim 1 , wherein the connection pattern is positioned on the first line and the second line or under the first line and the second line.

5. The semiconductor structure according to claim 1 , wherein the line patterns include trench patterns of metal interconnections.

6. The semiconductor structure according to claim 1 , wherein the connection patterns include via patterns of metal interconnections, dummy via patterns, or contact patterns.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 20, 2011
From: HUANG, CHIA-WEI; CHEN, MING-JUI; HUANG, CHUN-HSIEN
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 026482/0979 →