System on a chip with interleaved sets of pads
View Patent ↗A system on a chip (SOC) includes a physical interface having first and second sets of interface pads. Interface pads from the first set are interleaved with interface pads from the second set. Additionally, the SOC is arranged for operation with a superset die having first and second personalities and has a physical interface with interface pads. The SOC uses a first number of interface pads in the first personality and a second number of interface pads in the second personality, where the first number is greater than the second number. A switch switches signals between the superset die and the physical interface and, in the second personality, switches signals to the physical interface so that interface pads in the second number of interface pads are interleaved with interface pads not in use in the second personality.
1. A system on chip (SOC) configurable for operation in at least one of a first personality and a second personality, the SOC comprising:
a superset die configurable in both the first and second personalities;
a first physical interface having a first set of interface pads and a second set of interface pads, wherein interface pads from the first set of interface pads are interleaved with interface pads from the second set of interface pads, and
wherein the first set of interface pads are required for operation of the SOC in both the first and second personalities, and the second set of interface pads are not used when the SOC is configured for operation in the second personality, and
wherein the interleaving of the first and second sets of interface pads eases interface pad signal routability and enhances device assembly.
2. The system on chip of claim 1 , wherein the first set of interface pads comprises interface pads for a first byte lane and the second set of interface pads comprises interface pads for a second byte lane.
3. The system on chip of claim 2 , wherein the first byte lane is from a first logical group of byte lanes and the second byte lane is from a second logical group of byte lanes.
4. The system on chip of claim 1 , wherein an interface pad from the first set of interface pads is disposed between and adjacent to two interface pads from the second set of interface pads.
5. The system on chip of claim 4 , wherein alternate interface pads of the first physical interface are from a particular byte lane.
6. The system on a chip of claim 1 , further comprising:
a second physical interface having a third set of interface pads, wherein the SOC is arranged for operation in the first personality using a first number of the third set of interface pads and for operation in the second personality using a second number of the third set of interface pads, the first number being greater than the second number; and
a switch arranged to switch signals between the superset die and the second physical interface, and in the second personality, to switch signals to the second physical interface so that interface pads in the second number of interface pads are interleaved with interface pads not in use in the second personality.
7. A system on chip including a superset die configurable in both a first personality and a second personality, the system on chip comprising:
a physical interface having interface pads, wherein the system on chip is arranged for operation in the first personality using a first number of the interface pads and for operation in the second personality using a second number of the interface pads, the first number being greater than the second number; and
a switch arranged to switch signals between the superset die and the physical interface, and, in the second personality, to switch signals to the physical interface so that interface pads in the second number of interface pads are interleaved with interface pads not in use in the second personality.
8. The system on chip of claim 7 , wherein an interface pad in the second number of interface pads is disposed between and adjacent to two interface pads not in use in the second personality.
9. The system on chip of claim 7 , wherein the second number of the interface pads is a subset of the first number of the interface pads.