Non-volatile memory error mitigation

1. A method comprising:

reading a level of a cell in a multi-bit non-volatile memory;

using a minimum of Log-Likelihood Ratio (LLR) and a modified LLR to decode the level, wherein the modified LLR is a function of a misplacement probability; and

writing to a volatile memory, a value corresponding the decoded level.

2. The method of claim 1 wherein the non-volatile memory comprises a NAND flash memory.

3. The method of claim 2 further comprising performing Low-Density Parity Check (LDPC) encoded on data to be stored by the NAND flash memory.

4. The method of claim 1 using the minimum of Log-Likelihood Ratio (LLR) and a modified LLR to decode the level comprises determining the minimum of: 1) a regular LLR value, or 2) a reduced LLR, which is a function of the misplacement probability.

5. A system comprising:

a non-volatile memory array;

a memory decoder coupled with the non-volatile memory array, the memory decoder to read a level of a cell in a multi-bit non-volatile memory, to use a minimum of Log-Likelihood Ratio (LLR) and a modified LLR to decode the level, wherein the modified LLR is a function of a misplacement probability, and to transmit a signal comprising bits of data corresponding to the decoded levels.

6. The system of claim 5 wherein the non-volatile memory comprises a NAND flash memory.

7. The system of claim 6 further comprising performing Low-Density Parity Check (LDPC) encoded on data to be stored in the NAND flash memory.

8. The system of claim 5 using the minimum of Log-Likelihood Ratio (LLR) and a modified LLR to decode the level comprises determining the minimum of: 1) a regular LLR value, or 2) a reduced LLR, which is a function of the misplacement probability.

9. The system of claim 5 further comprising a dynamic random access memory (DRAM) coupled with the memory decoder.

10. A non-transitory computer-readable medium having stored thereon instructions that, when executed, cause one or more processors to:

read a level of a cell in a multi-bit non-volatile memory;

use a minimum of Log-Likelihood Ratio (LLR) and a modified LLR to decode the level, wherein the modified LLR is a function of a misplacement probability; and

write to a volatile memory, a value corresponding the decoded level.

11. The non-transitory computer-readable medium of claim 10 wherein the non-volatile memory comprises a NAND flash memory.

12. The non-transitory computer-readable medium of claim 11 further comprising performing Low-Density Parity Check (LDPC) encoded on data to be stored by the NAND flash memory.

13. The non-transitory computer-readable medium of claim 10 using the minimum of Log-Likelihood Ratio (LLR) and a modified LLR to decode the level comprises determining the minimum of: 1) a regular LLR value, or 2) a reduced LLR, which is a function of the misplacement probability.

14. A system comprising:

an omnidirectional antenna;

one or more processors coupled with the omnidirectional antenna;

a multi-bit non-volatile memory;

a memory controller coupled with the one or more processors and the non-volatile memory, the memory controller to read a level of a cell in the multi-bit non-volatile memory, to use a minimum of Log-Likelihood Ratio (LLR) and a modified LLR to decode the level, wherein the modified LLR is a function of a misplacement probability, and to write to a volatile memory, a value corresponding the decoded level.

15. The system of claim 14 wherein the non-volatile memory comprises a NAND flash memory.

16. The system of claim 15 further comprising performing Low-Density Parity Check (LDPC) encoded on data to be stored in the NAND flash memory.

17. The system of claim 14 using the minimum of Log-Likelihood Ratio (LLR) and a modified LLR to decode the level comprises determining the minimum of: 1) a regular LLR value, or 2) a reduced LLR, which is a function of the misplacement probability.

18. The system of claim 14 further comprising a dynamic random access memory (DRAM) coupled with the memory controller.