IP Library Granted Patent US 8,689,033
Granted Patent B2
US 8,689,033 · App. 13/191,459 · Granted Apr 1, 2014

Power supply and data signal interface circuit with overvoltage protection

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,689,033
App. No.
13/191,459
Granted
Apr 1, 2014
Kind
B2
Abstract

A data processing device with a power supply and data signal interface circuit has a switch for connecting an external line and an internal node. The power supply and data signal interface circuit also includes a controller for applying an enabling voltage to the switch enabling the switch to supply current between the external line and the internal node in the presence of power supply to the controller and in the absence of the overvoltage condition on the external line. The power supply and data signal interface circuit also includes a voltage reduction connection from the external line for applying a control voltage to the switch in the absence of power supply to the controller. The control voltage from the voltage reduction connection limits a voltage applied to the internal node through the switch in the presence of the overvoltage condition.

Claims (26)

1. A data processing device comprising an internal node, and a power supply and data signal interface for connection to an external line for conducting power and data signals between the data processing device and an external element, said power supply and data signal interface comprising:

a switch having a current conduction path for connecting said external line and said internal node, and a control terminal for controlling said current conduction path, said switch being capable of withstanding an overvoltage condition on said external line;

a controller for applying an enabling voltage to said control terminal, said enabling voltage enabling said current conduction path to supply current between said external line and said internal node in the presence of power supply to said controller and in the absence of said overvoltage condition on said external line; and

a voltage reduction connection from said external line for applying a control voltage to said control terminal, said control voltage enabling said current conduction path to supply current between said external line and said internal node in the absence of power supply to said controller, said control voltage limiting a voltage applied to said internal node through said current conduction path in the presence of said overvoltage condition.

2. The data processing device of claim 1 , wherein said voltage reduction connection comprises a voltage divider for connection to said external line.

3. The data processing device of claim 1 , wherein said voltage reduction connection includes at least one diode for preventing a voltage at said control terminal from being applied through said voltage reduction connection to said external line.

4. The data processing device of claim 1 , wherein said power supply and data signal interface comprises a voltage limiter for limiting a voltage applied to said control terminal in the presence of inrush current from said voltage reduction connection.

5. The data processing device of claim 1 , wherein said power supply and data signal interface comprises a voltage limiter for limiting said voltage applied to said internal node in the presence of inrush current through said current conduction path from said external line.

6. The data processing device of claim 1 , further comprising an internal power source for supplying power to said internal node, wherein said internal power source is rechargeable through said external line and said current conduction path.

7. The data processing device of claim 1 , wherein said controller normally is supplied with power from said internal node.

8. The data processing device of claim 1 , wherein said device complies with a Universal Serial Bus standard.

9. The data processing device of claim 1 , wherein said device complies with a Universal Serial Bus On The Go standard.

10. A data processing device comprising an internal node, and a power supply and data signal interface for connection to an external line for conducting power and data signals between the data processing device and an external element, said power supply and data signal interface comprising:

a switch having a current conduction path for connecting said external line and said internal node, and a control terminal for controlling said current conduction path, said switch being capable of withstanding an overvoltage condition on said external line;

a controller for applying an enabling voltage to said control terminal, said enabling voltage enabling said current conduction path to supply current between said external line and said internal node in the presence of power supply to said controller and in the absence of said overvoltage condition on said external line;

a voltage reduction connection from said external line for applying a control voltage to said control terminal, said control voltage enabling said current conduction path to supply current between said external line and said internal node in the absence of power supply to said controller, said control voltage limiting a voltage applied to said internal node through said current conduction path in the presence of said overvoltage condition; and

an internal power source for supplying power to said internal node, wherein said internal power source is rechargeable through said external line and said current conduction path.

11. The data processing device of claim 10 , wherein said voltage reduction connection comprises a voltage divider for connection to said external line.

12. The data processing device of claim 10 , wherein said voltage reduction connection includes at least one diode for preventing a voltage at said control terminal from being applied through said voltage reduction connection to said external line.

13. The data processing device of claim 10 , wherein said power supply and data signal interface comprises a voltage limiter for limiting a voltage applied to said control terminal in the presence of inrush current from said voltage reduction connection.

14. The data processing device of claim 10 , wherein said power supply and data signal interface comprises a voltage limiter for limiting said voltage applied to said internal node in the presence of inrush current through said current conduction path from said external line.

15. A data processing device comprising an internal node, and a power supply and data signal interface for connection to an external line for conducting power and data signals between the data processing device and an external element, said power supply and data signal interface comprising:

a switch having a current conduction path for connecting said external line and said internal node, and a control terminal for controlling said current conduction path, said switch being capable of withstanding an overvoltage condition on said external line;

a controller for applying an enabling voltage to said control terminal, said enabling voltage enabling said current conduction path to supply current between said external line and said internal node in the presence of power supply to said controller and in the absence of said overvoltage condition on said external line;

a voltage reduction connection from said external line for applying a control voltage to said control terminal, said control voltage enabling said current conduction path to supply current between said external line and said internal node in the absence of power supply to said controller, said control voltage limiting a voltage applied to said internal node through said current conduction path in the presence of said overvoltage condition, wherein said voltage reduction connection includes at least one diode for preventing a voltage at said control terminal from being applied through said voltage reduction connection to said external line; and

an internal power source for supplying power to said internal node, wherein said internal power source is rechargeable through said external line and said current conduction path.

Assignments (31)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0241. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 5, 2017
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 041260/0850 →
MERGER Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 040652/0241 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0387 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0285 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0334 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027622/0075 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027621/0928 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027622/0477 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 27, 2011
From: SRIVASTAVA, AMIT K.; SHARMA, PARUL K.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 026654/0005 →