IP Library Granted Patent US 8,737,081
Granted Patent B2
US 8,737,081 · App. 13/196,915 · Granted May 27, 2014

Cover structure and manufacturing method thereof

Inventor: Chien-Ming Chen (Hsinchu County, TW)
Assignee: Subtron Technology Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,737,081
App. No.
13/196,915
Granted
May 27, 2014
Kind
B2
Abstract

A method of manufacturing a cover structure is provided. A first insulating layer is provided. The first insulating layer has a first surface and a second surface opposite to each other. A second insulating layer is provided. The second insulating layer has a third surface and a fourth surface opposite to each other and an opening passing through the third surface and the fourth surface. A thickness of the second insulating layer is greater than a thickness of the first insulating layer. The first insulating layer and the second insulating layer are laminated to each other, so that the third surface of the second insulating layer connects to the second surface of the first insulating layer. A cavity is defined by the opening of the second insulating layer and the first insulating layer. A metal layer is formed on the cavity.

Claims (17)

1. A cover structure suitable for covering a circuit board bearing at least one electronic device, the cover structure comprising:

a first insulating layer having a first surface and a second surface opposite to each other;

a second insulating layer having a third surface and a fourth surface opposite to each other and an opening passing through the third surface and the fourth surface, wherein the third surface of the second insulating layer connects to the second surface of the first insulating layer, a cavity is defined by the opening of the second insulating layer and the first insulating layer, and a thickness of the second insulating layer is greater than a thickness of the first insulating layer;

a metal layer disposed on the cavity; and

a patterned circuit layer disposed on the fourth surface of the second insulating layer and connecting to the metal layer, wherein the circuit board is electrically connected to the patterned circuit layer and the electronic device is sandwiched between the circuit board and the metal layer.

2. The cover structure as claimed in claim 1 , wherein the second insulating layer is an adhesive film.

3. The cover structure as claimed in claim 1 , further comprising an adhesive layer sandwiched between the first insulating layer and the second insulating layer.

4. The cover structure as claimed in claim 3 , further comprising:

a first patterned circuit layer disposed on the first surface of the first insulating layer and exposing a portion of the first surface;

a second copper foil layer disposed on the second surface of the first insulating layer and covering the second surface entirely; and

a third copper foil layer disposed on the third surface of the second insulating layer and covering the third surface entirely.

5. The cover structure as claimed in claim 3 , further comprising:

a first patterned circuit layer disposed on the first surface of the first insulating layer and exposing a portion of the first surface;

a second patterned circuit layer disposed on the second surface of the first insulating layer and exposing a portion of the second surface; and

a third patterned circuit layer disposed on the third surface of the second insulating layer and exposing a portion of the third surface.

6. The cover structure as claimed in claim 5 , further comprising:

at least one conductive hole structure passing through the first patterned circuit layer, the first insulating layer, the second patterned circuit layer, the adhesive layer, the third patterned circuit layer, the second insulating layer, and the fourth patterned circuit layer, wherein two ends of the conductive hole structure connect to the first patterned circuit layer and the fourth patterned circuit layer respectively.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2011
From: CHEN, CHIEN-MING
To: SUBTRON TECHNOLOGY CO. LTD.
Reel/Frame 026704/0580 →
Priority Claims (1)
TW 100116692 A · May 12, 2011 · national
Continuity (1)
Related Publication 20120285719A1 · Nov 15, 2012