Display apparatus
There is a need for decreasing a variation in times for writing to TFT elements for pixels in a direction along the extension of a gate line in a liquid crystal display apparatus. A display apparatus includes a display panel having multiple gate lines and drain lines arranged in a matrix and a data driver for outputting a display data signal to each drain line. The data driver includes: an internal control signal generation circuit generating an internal control signal for setting a timing to output a data signal to a drain line of each block on a block basis by dividing the plurality of drain lines into multiple blocks; and a register circuit for recording a setting for division of the block, a setting for delay direction and width of a timing to output the data signal, and a setting for rising and falling of an internal control signal.
1. A display apparatus comprising:
a display panel having a plurality of gate lines and a plurality of drain lines arranged in a matrix;
a scanning driver for outputting a scanning signal to each gate line;
a data driver for outputting a display data signal to each drain line; and
a display control circuit for controlling a timing to output a scanning signal from the scanning driver and a timing to output a data signal from the data driver,
wherein the data driver includes:
a data latch circuit for temporarily holding display data;
a first latch circuit for holding display data supplied from the data latch circuit in a time-sharing manner until display data is accumulated to become large enough for one horizontal synchronization period;
a second latch circuit for holding display data large enough for the one horizontal synchronization period;
a level shifter circuit for receiving display data held in the second latch circuit and converts a signal level of the display data;
a decoder circuit for generating an analog signal corresponding to the display data signal level converted in the level shifter circuit;
an output circuit for amplifying an analog signal generated in the decoder circuit;
a switch circuit for outputting an analog signal amplified in the output circuit to a drain line; and
a horizontal synchronization signal delay circuit for dividing the plurality of drain lines into a plurality of groups of bundles of drain lines and shifting a timing to transfer the display data for each group of bundles of drain lines when the second latch circuit transfers the display data to the level shifter, and
wherein the second latch circuit comprises a latch circuit and a multiplexer circuit, and
wherein the horizontal synchronization signal delay circuit includes a delay circuit for the latch circuit of the second latch circuit and a delay circuit for the multiplexer circuit.
2. The display apparatus according to claim 1 , wherein the horizontal synchronization signal delay circuit gradually delays a timing to transfer the display data from one of the plurality of groups of bundles of drain lines near a center of the drain lines along an arrangement direction to one of the plurality of groups of bundles of drain lines at an end of the drain lines along the arrangement direction.
3. A display apparatus comprising:
a display panel having a plurality of gate lines and a plurality of drain lines arranged in a matrix;
a scanning driver for outputting a scanning signal to each gate line; a data driver for outputting a display data signal to each drain line; and
a display control circuit for controlling a timing to output a scanning signal from the scanning driver and a timing to output a data signal from the data driver,
wherein the data driver includes:
a data latch circuit for temporarily holding display data;
a first latch circuit for holding display data supplied from the data latch circuit in a time-sharing manner until display data is accumulated to become large enough for one horizontal synchronization period;
a second latch circuit for holding display data large enough for the one horizontal synchronization period;
a level shifter circuit for receiving display data held in the second latch circuit and converts a signal level of the display data;
a decoder circuit for generating an analog signal corresponding to the display data signal level converted in the level shifter circuit;
an output circuit for amplifying an analog signal generated in the decoder circuit;
a switch circuit for outputting an analog signal amplified in the output circuit to a drain line; and
a horizontal synchronization signal delay circuit for dividing the plurality of drain lines into a plurality of blocks and shifting a timing to transfer the display data for each block when the second latch circuit transfers the display data to the level shifter,
wherein the second latch circuit comprises a latch circuit and a multiplexer circuit, and
wherein the horizontal synchronization signal delay circuit includes a delay circuit for the latch circuit and a delay circuit for the multiplexer circuit.