IP Library Granted Patent US 8,819,101
Granted Patent B2
US 8,819,101 · App. 13/227,668 · Granted Aug 26, 2014

Multi-bit sampling and quantizing circuit

Inventor: Christopher Pagnanelli (Huntington Beach, CA)
Assignee: Syntropy Systems, LLC
H03M1/36
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,819,101
App. No.
13/227,668
Granted
Aug 26, 2014
Kind
B2
Abstract

Provided are, among other things, systems, apparatuses methods and techniques for performing multi-bit quantization. One such apparatus includes an input signal line; a first comparator having a first input coupled to the input signal line, a second input coupled to a first reference signal, and an output; a rectifier having an input coupled to the input signal line and also having an output; and a second comparator having a first input coupled to the output of the rectifier, a second input coupled to a second reference signal, and an output, with the first comparator and the second comparator being clocked so as to produce sequences of quantized samples at substantially the same times.

Claims (27)

1. An apparatus for performing multi-bit quantization, comprising:

an input signal line;

a first comparator having a first input coupled to the input signal line, a second input coupled to a first reference signal, and an output;

a rectifier having an input coupled to the input signal line and also having an output;

a second comparator having a first input coupled to the output of the rectifier, a second input coupled to a second reference signal, and an output; and

a multiplexer having a signal-select input coupled to the output of the first comparator, a first input coupled to the output of the second comparator, a second input coupled to the output of the second comparator, and an output,

wherein the first comparator and the second comparator are clocked so as to produce sequences of quantized samples at substantially the same times.

2. An apparatus according to claim 1 , wherein the first reference signal is ground.

3. An apparatus according to claim 1 , wherein a quantized output of said apparatus comprises the output of the first comparator and the output of the multiplexer.

4. An apparatus according to claim 1 , wherein the second reference signal is a fixed voltage.

5. An apparatus according to claim 4 , wherein the second reference signal is equal to one half of a maximum accommodated signal magnitude less a fixed voltage drop across the rectifier.

6. An apparatus according to claim 1 , wherein the rectifier includes at least one diode.

7. An apparatus according to claim 1 , wherein the rectifier comprises an active circuit.

8. An apparatus for performing multi-bit quantization, comprising:

an input signal line;

a first comparator having a first input coupled to the input signal line, a second input coupled to a first reference signal, and an output;

a rectifier having an input coupled to the input signal line and also having an output;

a second comparator having a first input coupled to the output of the rectifier: a second input coupled to a second reference signal, and an output; and

a third comparator having a first input coupled to the output of the rectifier, a second input coupled to a third reference signal, and an output,

wherein the first comparator and the second comparator are clocked so as to produce sequences of quantized samples at substantially the same times.

9. An apparatus according to claim 8 , further comprising a decoder having inputs that are coupled to the outputs of the second and third comparators, and also having an output.

10. An apparatus according to claim 8 , wherein the second reference signal is a fixed voltage.

11. An apparatus according to claim 10 , wherein the second reference signal is equal to one half of a maximum accommodated signal magnitude less a fixed voltage drop across the rectifier.

12. An apparatus according to claim 8 , wherein the rectifier includes at least one diode.

13. An apparatus according to claim 8 , wherein the rectifier comprises an active circuit.

14. An apparatus according to claim 8 , wherein the first reference signal is the negative of the signal provided to the first input of the first comparator.

15. An apparatus according to claim 8 , wherein the third reference signal is a fixed voltage.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2021
From: PAGNANELLI, CHRISTOPHER; SYNTROPY SYSTEMS, LLC
To: PAGNANELLI FAMILY TRUST
Reel/Frame 057998/0246 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 15, 2011
From: PAGNANELLI, CHRISTOPHER
To: SYNTROPY SYSTEMS, LLC
Reel/Frame 026913/0798 →
Continuity (2)
Provisional Application 61381055 · Sep 8, 2010
Related Publication 20120056771A1 · Mar 8, 2012