IP Library Granted Patent US 8,461,649
Granted Patent B2
US 8,461,649 · App. 13/234,159 · Granted Jun 11, 2013

Opening structure for semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,461,649
App. No.
13/234,159
Granted
Jun 11, 2013
Kind
B2
Abstract

An opening structure is disclosed. The opening structure includes: a semiconductor substrate; at least one dielectric layer disposed on the semiconductor substrate, wherein the dielectric layer has a plurality of openings exposing the semiconductor substrate, and each of the openings has a sidewall; a dielectric thin film covering at least a portion of the sidewall of each of the openings; an etch stop layer disposed between the semiconductor substrate and the dielectric layer and extending partially into the openings to isolate the dielectric thin film from the semiconductor substrate; and a metal layer filled in the openings.

Claims (14)

1. An opening structure, comprising:

a semiconductor substrate;

at least one dielectric layer disposed on the semiconductor substrate, wherein the dielectric layer has a plurality of openings exposing the semiconductor substrate, and each of the openings has a sidewall;

a dielectric thin film covering at least a portion of the sidewall of each of the openings;

an etch stop layer disposed between the semiconductor substrate and the dielectric layer and extending partially into the openings to isolate the dielectric thin film from the semiconductor substrate, wherein the dielectric thin film is disposed on the etch stop layer; and

a metal layer filled in the openings.

2. The opening structure of claim 1 , wherein a material of the metal layer comprises tungsten, copper or aluminum.

3. The opening structure of claim 1 , further comprising at least one barrier layer conformally formed on the sidewall of the openings, disposed between the dielectric layer and the metal layer, and disposed between the semiconductor substrate and the metal layer.

4. The opening structure of claim 1 , wherein each of the openings comprising a contact hole, a via hole or a trench.

5. The opening structure of claim 1 , wherein each of the openings is a slot contact hole.

6. The opening structure of claim 5 , wherein a portion of the slot contact holes is disposed in a source region of the semiconductor substrate, and a portion of the slot contact holes is disposed in a drain region of the semiconductor substrate.

7. The opening structure of claim 6 , wherein the portion of the slot contact holes disposed in the source region of the semiconductor substrate and the portion of the slot contact holes disposed in the drain region of the semiconductor substrate are arranged asymmetrically.

8. The opening structure of claim 6 , wherein the slot contact hole disposed in the source region of the semiconductor substrate and the slot contact hole disposed in the drain region of the semiconductor substrate are different in size.

9. The opening structure of claim 6 , wherein the slot contact hole disposed in the source region of the semiconductor substrate and the slot contact hole disposed in the drain region of the semiconductor substrate are different in number.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2011
From: TSAO, PO-CHAO; HUANG, CHANG-CHI; CHEN, MING-TSUNG; CHANG, FENG-YI; CHOU, PEI-YU; LIAO, JIUNN-HSIUNG; FENG, CHIH-WEN; LIN, YING-CHIH
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 026916/0685 →