IP Library Granted Patent US 8,652,904
Granted Patent B2
US 8,652,904 · App. 13/237,878 · Granted Feb 18, 2014

Semiconductor device with gate trench

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,652,904
App. No.
13/237,878
Granted
Feb 18, 2014
Kind
B2
Abstract

A method of manufacturing a semiconductor device is presented. The device has: a gate terminal formed from polysilicon and covered by an insulation layer; and a plug extending through an insulation layer to provide an electrical connection to the gate trench. A metal layer is deposited to cover at least a portion of the insulation layer. The metal layer is then etched to remove the metal layer from above the plug.

Claims (35)

1. A method of manufacturing a semiconductor device, the method comprising:

forming a gate terminal from polysilicon;

forming an insulation layer that covers the gate terminal;

forming a plug that extends through the insulation layer to provide an electrical connection to the gate terminal;

depositing a metal layer which covers at least a portion of the insulation layer and is located above the plug; and

etching the metal layer to remove the metal layer from directly above the plug.

2. The method of claim 1 , wherein the gate terminal is formed within a gate trench and wherein the plug is formed from tungsten.

3. The method of claim 2 , wherein the plug contacts the gate terminal within the gate trench.

4. The method of claim 2 , further comprising the step of patterning the tungsten used to form the plug so that the plug extends beyond the lateral extent of the gate terminal.

5. The method of claim 1 , further comprising the step of planarising the plug.

6. The method of claim 1 , wherein the polysilicon extends beyond the lateral extent of the gate terminal and wherein the plug contacts the polysilicon extending beyond the lateral extent of the gate terminal.

7. The method of claim 1 , wherein the metal layer comprises aluminum and the step of etching comprises wet etching the metal layer.

8. The method of claim 1 , further comprising the step of forming a Ti-based barrier layer between the plug and the gate terminal.

9. The method of claim 1 , wherein the insulation layer is a TEOS layer.

10. A method of manufacturing a semiconductor device, the method comprising:

forming a gate terminal from polysilicon;

forming an insulation layer that covers the gate terminal;

forming a tungsten plug that extends through the insulation layer to provide an electrical connection to the gate terminal;

depositing an aluminum contact layer which covers at least a portion of the insulation layer and is located above the tungsten plug; and

etching the aluminum contact layer to remove the aluminum contact layer from directly above the tungsten plug.

11. The method of claim 10 , wherein the aluminum contact layer is a top electrical contact layer that is deposited directly on top of the tungsten plug.

12. The method of claim 10 , further comprising the step of planarising the tungsten plug.

13. The method of claim 12 , wherein the tungsten plug contacts the gate terminal within a gate trench, the gate terminal formed within the gate trench.

14. The method of claim 10 , wherein the polysilicon extends beyond the lateral extent of the gate terminal and wherein the tungsten plug contacts the polysilicon extending beyond the lateral extent of the gate terminal.

15. The method of claim 10 , further comprising the step of patterning the tungsten used to form the tungsten plug so that the tungsten plug extends beyond the lateral extent of the gate terminal.

16. A method of manufacturing a semiconductor device, the method comprising:

forming a gate terminal from polysilicon;

forming an insulation layer that covers the gate terminal;

forming a tungsten plug that extends through the insulation layer to provide an electrical connection to the gate terminal;

depositing a top electrical contact layer which covers at least a portion of the insulation layer and is located above the tungsten plug; and

etching the top electrical contact layer to remove the top electrical contact layer from directly above the tungsten plug.

17. The method of claim 16 , wherein the top electrical contact layer comprises aluminium and the step of etching comprises wet etching the top electrical contact layer.

18. The method of claim 17 , wherein the tungsten plug contacts the gate terminal within a gate trench, the gate terminal formed within the gate trench.

19. The method of claim 18 , wherein the polysilicon extends beyond the lateral extent of the gate terminal and wherein the tungsten plug contacts the polysilicon extending beyond the lateral extent of the gate terminal.

20. The method of claim 18 , further comprising the step of patterning the tungsten used to form the tungsten plug so that the tungsten plug extends beyond the lateral extent of the gate terminal.

Assignments (12)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Feb 13, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 048328/0964 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 8, 2016
From: NXP B.V.
To: NEXPERIA B.V.
Reel/Frame 039610/0734 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2011
From: RUTTER, PHILIP; ROGERS, CHRISTOPHER MARTIN
To: NXP B.V.
Reel/Frame 026944/0080 →