IP Library › Granted Patent US 8,755,233
Granted Patent B2
US 8,755,233 · App. 13/240,014 · Granted Jun 17, 2014

Memory system

Inventor: Hiroyuki Nagashima (Kanagawa, JP)
Assignee: Kabushiki Kaisha Toshiba
G11C16/26G11C16/14G11C16/3454G11C16/3459G11C11/5642
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,755,233
App. No.
13/240,014
Granted
Jun 17, 2014
Kind
B2
Abstract

According to one embodiment, there is provided memory system including a non-volatile memory device, a monitoring unit, and a changing unit. The non-volatile memory device stores data. The monitoring unit monitors a characteristic of the non-volatile memory device when writing and erasing processes are performed to write and erase the data to and from the non-volatile memory device. The changing unit changes at least one of a value of a writing start voltage and an increase width of a writing voltage in the writing process in accordance with the monitored characteristic so that a time for the writing process is substantially identical to a target value. The writing process is a process in which a writing operation and a verification operation are alternately repeated.

Claims (56)

1. A memory system comprising:

a non-volatile memory device including a plurality of memory cells each of which stores data;

a monitoring unit which monitors a characteristic of the non-volatile memory device when writing and erasing processes are performed to write and erase the data to and from the non-volatile memory device; and

a changing unit which changes at least one of a value of a writing start voltage and an increase width of a writing voltage in the writing process in accordance with the monitored characteristic, the writing process being a process in which a writing operation and a verification operation are alternately repeated,

wherein the memory system applies, when performing the writing operation, a first voltage to a first bit line connected to a first write memory cell, a second voltage higher than the first voltage to a second bit line connected to a second write memory cell, a third voltage higher than the second voltage to a third bit line connected to a non-write memory cell, according to a result of the verification operation, and

the changing unit changes the second voltage according to the monitored characteristic of the non-volatile memory device.

2. The memory system according to claim 1 , wherein

the monitored characteristic of the non-volatile memory device includes at least one of a frequency of the writing process, a frequency of the erasing process, a time necessary for the writing process, a time necessary for the erasing process, a repeat count of the writing operation and the verification operation in the writing process, and a repeat count of an erasing operation and a verification operation in the erasing process.

3. The memory system according to claim 1 , wherein

the changing unit gradually changes at least one of the value of the writing start voltage and the increase width of the writing voltage in the writing process, in accordance with the monitored characteristic of the non-volatile memory device.

4. The memory system according to claim 3 ,

wherein the monitoring unit determines a variation in the monitored characteristic of the non-volatile memory device step by step, and

wherein the changing unit gradually changes at least a value of an erasing start voltage in the erasing process in accordance with a result determined by the monitoring unit.

5. The memory system according to claim 1 , wherein

the changing unit continuously changes at least one of the value of the writing start voltage and the increase width of the writing voltage in the writing process in accordance with the monitored characteristic of the non-volatile memory device.

6. The memory system according to claim 5 , wherein

the changing unit includes:

a calculation unit which calculates a change amount of at least one of the value of the writing start voltage and the increase width of the writing voltage in accordance with the monitored characteristic of the non-volatile memory device, and

a changing processing unit which changes at least one of the value of the writing start voltage and the increase width of the writing voltage in the writing process by means of the calculated change amount.

7. The memory system according to claim 1 , wherein

the changing unit changes the value of the writing start voltage in the writing process in accordance with the monitored characteristic of the non-volatile memory device.

8. The memory system according to claim 1 , wherein

the changing unit changes the increase width of the writing voltage in the writing process in accordance with the monitored characteristic of the non-volatile memory device.

9. The memory system according to claim 1 , wherein

the changing unit changes both the value of the writing start voltage and the increase width of the writing voltage in accordance with the monitored characteristic of the non-volatile memory device.

10. The memory system according to claim 1 , wherein

the changing unit further changes a verification voltage in the writing process in accordance with the monitored characteristic of the non-volatile memory device.

11. A memory system comprising:

a non-volatile memory device including a plurality of memory cells each of which stores data;

a monitoring unit which monitors a characteristic of the non-volatile memory device when writing and erasing processes are performed to write and erase the data to and from the non-volatile memory device; and

a changing unit which changes at least a value of an erasing start voltage in the erasing process in accordance with the monitored characteristic,

wherein the memory system applies, when performing a writing operation in a writing process where the writing operation and a verification operation are alternately repeated, a first voltage to a first bit line connected to a first write memory cell, a second voltage higher than the first voltage to a second bit line connected to a second write memory cell, a third voltage higher than the second voltage to a third bit line connected to a non-write memory cell, according to a result of the verification operation, and

the changing unit changes the second voltage according to the monitored characteristic of the non-volatile memory device.

12. The memory system according to claim 11 , wherein

the changing unit gradually changes at least the value of the erasing start voltage in the erasing process in accordance with the monitored characteristic of the non-volatile memory device.

13. The memory system according to claim 12 ,

wherein the monitoring unit determines a variation in the monitored characteristic of the non-volatile memory device, and

wherein the changing unit gradually changes at least the value of the erasing start voltage in the erasing process, based on a result determined by the monitoring unit.

14. The memory system according to claim 11 , wherein

the changing unit changes both the value of the erasing start voltage and the increase width of the erasing voltage in the erasing process in accordance with the monitored characteristic of the non-volatile memory device.

15. A memory system comprising:

a non-volatile memory device including a plurality of memory cells each of which stores data;

a monitoring unit which monitors a characteristic of the non-volatile memory device when writing and erasing processes are performed to write and erase the data to and from the non-volatile memory device; and

a changing unit which changes a type of verification operation in the writing process from a first type of verification operation to a second type of verification operation in accordance with the monitored characteristic, the writing process being a process in which a writing operation and a verification operation are alternately repeated, the first type of verification operation being a operation where a verification is performed at a second verification voltage, the second type of verification operation being a operation where a verification is performed in two steps at a first verification voltage and at the second verification voltage, the first verification voltage being lower than the second verification voltage,

wherein the memory system applies, when performing the writing operation, a first voltage to a first bit line connected to a first write memory cell, a second voltage higher than the first voltage to a second bit line connected to a second write memory cell, a third voltage higher than the second voltage to a third bit line connected to a non-write memory cell, according to a result of the verification operation, and

the changing unit changes the second voltage according to the monitored characteristic of the non-volatile memory device.

16. The memory system according to claim 15 , wherein

the changing unit changes at least one of a level of the first verification voltage and a charging voltage of a bit line in the second type of verification operation in accordance with the monitored characteristic of the non-volatile memory device.

17. The memory system according to claim 16 , wherein

the changing unit gradually changes at least one of the level of the first verification voltage and the charging voltage of the bit line in the second type of verification operation in accordance with the monitored characteristic of the non-volatile memory device.

18. The memory system according to claim 16 , wherein

the changing unit changes the level of the first verification voltage in the second type of verification operation in accordance with the monitored characteristic of the non-volatile memory device.

19. The memory system according to claim 16 , wherein

the changing unit changes the charging voltage of the bit line in the second type of verification operation in accordance with the monitored characteristic of the non-volatile memory device.

20. The memory system according to claim 16 , wherein

the changing unit changes both the level of the first verification voltage and the charging voltage of the bit line in the second type of verification operation in accordance with the monitored characteristic of the non-volatile memory device.

Assignments (5)
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043709/0035 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 7, 2011
From: NAGASHIMA, HIROYUKI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 027338/0497 →
Priority Claims (1)
JP 2011-068318 · Mar 25, 2011 · national
Continuity (1)
Related Publication 20120243329A1 · Sep 27, 2012