Stacked microelectronic packages having at least two stacked microelectronic elements adjacent one another

1. A microelectronic semiconductor package comprising first and second microelectronic elements, each said microelectronic element having oppositely-facing active and passive surfaces, first edges bounding said surfaces in a first lateral direction, and second edges bounding said surfaces in a second lateral direction transverse to said first lateral direction, said first microelectronic element being superposed on said second microelectronic element with said passive surface of said first microelectronic element facing toward said active surface of said second microelectronic element without requiring a minimum spacing between said active and passive facing surfaces of said first and second microelectronic elements, each of said first edges of said first microelectronic element disposed beyond each of adjacent first edges of said second microelectronic element and each of said second edges of said second microelectronic element disposed beyond each of adjacent second edges of said first microelectronic element,

each said first edge of said first microelectronic element having a length smaller than each said first edge of said second microelectronic element and each said second edge of said first microelectronic element having a length greater than each said second edge of said second microelectronic element,

said first microelectronic element having a plurality of first contacts disposed on said active surface thereof, at least some of said first contacts being positioned adjacent each of said first edges of said first microelectronic element,

said second microelectronic element having a plurality of second contacts disposed on said active surface thereof, at least some of said second contacts being positioned adjacent each of said second edges of said second microelectronic element, and none of said second contacts of said second microelectronic element underlying said passive surface of said first microelectronic element,

said microelectronic package further comprising a substrate having a first surface and an oppositely-facing second surface, bonding contacts exposed at said first surface, apertures aligned with respective first and second plurality of contacts of said first and second microelectronic elements, a peripheral edge extending around an outer perimeter of said substrate, and terminals provided adjacent said peripheral edge of the substrate, and

said substrate overlaying said first microelectronic element and said second microelectronic element such that said second surface of said substrate faces toward said active surfaces of said first and second microelectronic elements,

wherein said first contacts of said first microelectronic element and said second contacts of said second microelectronic element are electrically connected with respective bonding contacts of said substrate.

2. The microelectronic semiconductor package according to claim 1 , wherein each of said first and second microelectronic elements has a length and a width, said length being greater than said width, wherein said first microelectronic element is superposed on said second microelectronic element such that said length of said first microelectronic element is transverse to said length of said second microelectronic element.

3. The microelectronic semiconductor package according to claim 1 , wherein said first and second microelectronic elements are arranged along a first axis and a second axis, wherein said first microelectronic element and said second microelectronic element have first and second edges and wherein said first edges of said first and second microelectronic elements are parallel to one another in a direction of said first axis and said second edges of said first and second microelectronic elements are parallel to one another in a direction of said second axis.

4. The microelectronic semiconductor package according to claim 3 , wherein said first and second microelectronic elements are arranged along a third axis, said third axis being in a Z-direction, a third axis such that at least one edge of said first microelectronic element and at least one edge of said second microelectronic element are parallel to one another in a direction of said third axis.

5. The microelectronic semiconductor package according to claim 1 , wherein said passive surface of said first microelectronic element is attached to said active surface of said second microelectronic element with an encapsulant material.

6. A microelectronic assembly including the microelectronic semiconductor package according to claim 1 , the microelectronic assembly further comprising a second microelectronic semiconductor package having substantially similar elements to said first package, wherein said second package overlies said first package.

7. The microelectronic semiconductor package according to claim 1 , wherein said peripheral edge is formed from a plurality of edge surfaces extending around said outer perimeter of said substrate, adjacent edge surfaces of said substrate meeting to form a corner, said terminals positioned at at least two corners of said substrate.

8. The microelectronic semiconductor package according to claim 7 , wherein at least some of said traces extend along said substrate between at least some of said bonding contacts and edge surfaces of said substrate adjacent said bonding contacts.

9. The microelectronic semiconductor package according to claim 8 , wherein a first plurality of traces extends along said substrate adjacent said one of said plurality of edge surfaces, said first set of traces connecting bonding contacts electrically connected with said first microelectronic element to one of said terminals positioned at one of said two corners, a second plurality of traces extending adjacent another one of said plurality of edges surfaces, said second set of traces connecting bonding contacts electrically connected with said second microelectronic element to said one of said terminals positioned at said one of said two corners.

10. The microelectronic semiconductor package according to claim 9 , wherein said first and second plurality of traces do not cross over one another.

11. The microelectronic semiconductor package according to claim 7 , wherein said substrate includes four corners and said terminals are positioned at each of said four corners.

12. The microelectronic semiconductor package according to claim 1 , wherein said terminals are arranged in at least two rows.

13. The microelectronic semiconductor package according to claim 1 , wherein at least some of said first and second plurality of contacts are electrically connected to at least some of said bonding contacts by wire leads.

14. The microelectronic semiconductor package according to claim 13 , wherein at least some of said wire leads extend from at least some of said first and second contacts across edges of said aperture to at least some of said bonding contacts exposed at said first surface.

15. The microelectronic semiconductor package according to claim 13 , wherein at least some of said wire leads connecting said first and second contacts to said bonding contacts overlie at least some of said traces.

16. The microelectronic semiconductor package according to claim 1 , wherein said first and second edges of said first and second microelectronic elements do not extend beyond said outer perimeter of said substrate.

17. The microelectronic semiconductor package according to claim 1 , further comprising a circuit panel having pads, wherein at least some of said terminals are electrically connected to at least some of said pads of said circuit panel.

18. The microelectronic semiconductor package according to claim 1 , further comprising a third microelectronic element having a plurality of third contacts, wherein at least some of said first contacts of said first microelectronic element and said second contacts of said second microelectronic elements are electrically connected to at least some of said third contacts of said third microelectronic element.