Non-volatile memory device with high speed operation and lower power consumption
View Patent ↗A semiconductor memory device has a memory cell region and a peripheral region. The device includes low voltage transistors at the peripheral region having gate insulation films with different thicknesses. For example, a gate insulation film of a low voltage transistor used in an input/output circuit of the memory device may be thinner than the gate insulation film of a low voltage transistor used in a core circuit for the memory device. Since low voltage transistors used at an input/output circuit are formed to be different from low voltage transistors used at a core circuit or a high voltage pump circuit, high speed operation and low power consumption characteristics of a non-volatile memory device may be.
1. A device, comprising:
a memory cell region including a memory cell array having at least one memory cell; and
a peripheral region, wherein the peripheral region includes:
a first transistor which belongs to an input/output circuit for the at least one memory cell, the first transistor having a gate insulation film with a first thickness; and
a second transistor which belongs to a core circuit including a page buffer for the memory cell array, the second transistor having a gate insulation film with a second thickness which is greater than the first thickness.
2. The device of claim 1 , wherein an operating voltage of the first transistor is less than an operating voltage of the second transistor.
3. The device of claim 1 , wherein one of the first and second transistors is one of a PMOS transistor having a P+ gate, and an NMOS transistor having an N+ gate.
4. The device of claim 1 , further comprising:
third transistors disposed at the peripheral region and including corresponding gate insulation films each having a third thickness that is different from the first thickness and the second thickness; and
memory cell transistors disposed at the memory cell region and including corresponding gate insulation films each having a fourth thickness that is different from the third thickness.
5. The device of claim 4 , wherein the third thickness is greater than the second thickness and the fourth thickness is at least as great as the second thickness.
6. The device of claim 4 , wherein each of the memory cell transistors includes a floating gate and a control gate, the control gate being P+ doped.
7. The device of claim 4 , wherein the memory cell transistors are VNAND memory cells arranged in a three-dimensional stack structure and have a control gate formed of metal, respectively.
8. The device of claim 4 , wherein the memory cell transistors are NAND flash memory cells.
9. A device comprising:
a memory cell region; and
a peripheral region, wherein the peripheral region comprises:
an input/output circuit including a first transistor having a gate insulation film with a first thickness; and
a core circuit including a second transistor having a gate insulation film with a second thickness greater than the first thickness.
10. The device of claim 9 , wherein a threshold voltage of the first transistor is less than that of the second transistor.
11. The device of claim 10 , wherein an operating voltage of the input/output circuit is less than an operating voltage of the core circuit.
12. The device of claim 11 , wherein one of the first and second transistors is one of a PMOS transistor having a P+ gate and an NMOS transistor having an N+ gate.
13. The device of claim 11 , further comprising third transistors disposed at the peripheral region and having corresponding gate insulation films each having a third thickness that is greater than the second thickness.
14. The device of claim 11 , further comprising memory cell transistors disposed at the memory cell region and including corresponding gate insulation films each having a fourth thickness that is at least as great as the second thickness.
15. A device, comprising:
a substrate having a memory cell region and a peripheral region;
a nonvolatile memory cell array disposed at the memory cell region and having a plurality of nonvolatile memory cells;
an input/output circuit disposed at the peripheral region and configured to communicate data with the memory cell array, the input/output circuit including a plurality of first transistors each having a gate insulation film having a first thickness; and
a page buffer for the memory cell array disposed at the peripheral region, wherein the page buffer includes a plurality of second transistors each having a gate insulation film having a second thickness that is substantially greater than the first thickness.
16. The device of claim 15 , wherein the second thickness is at least twice the first thickness.
17. The device of claim 15 , further comprising a voltage generator, disposed in the peripheral area and configured to supply a voltage to the page buffer, wherein the voltage generator includes a plurality of third transistors each connected to operate as capacitors and each having a gate insulation film having a third thickness that is substantially greater than the second thickness.
18. The device of claim 17 , wherein the nonvolatile memory cell array includes a plurality of memory cell transistors each having a gate insulation film having a fourth thickness that is different from the third thickness.
19. The device of claim 15 , wherein the second transistors have a threshold voltage that is greater than a threshold voltage of the first transistors.