IP Library Granted Patent US 8,289,767
Granted Patent B2
US 8,289,767 · App. 13/276,570 · Granted Oct 16, 2012

Providing a ready-busy signal from a non-volatile memory device to a memory controller

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,289,767
App. No.
13/276,570
Granted
Oct 16, 2012
Kind
B2
Abstract

A common standard may be used for both dynamic random access memories and non-volatile memories, despite the fact that the non-volatile memory generally needs bidirectional communications to coordinate writing with a memory controller. In one embodiment, a package connector on the non-volatile memory may be used for one function that does not involve communications with the memory controller during reading and may be used for communications with the memory controller during writing. Particularly, those communications during writing may be to indicate to the memory controller when the memory is ready for writing and when the memory is busy so that a write must be deferred until the memory is ready to be written to.

Claims (18)

1. A non-volatile memory comprising:

a package connector; and

a control to generate a first signal on the connector to indicate the memory is busy and to generate a second signal on the connector to indicate that a write to the memory should be retried.

2. The memory of claim 1 wherein said connector is a calibration pin.

3. The memory of claim 2 wherein said connector is a ZQ pin.

4. The memory of claim 2 wherein said memory includes a current source selectively couplable to a said ZQ pin.

5. The memory of claim 4 wherein said pin is coupled to a grounded resistor.

6. The memory of claim 5 wherein said control to generate a ready/busy signal by generating a current from said current source coupled to ground through said resistor.

7. The memory of claim 1 wherein said memory is a phase change memory.

8. A method comprising:

generating a first signal on a connector to indicate if the memory is busy; and

generating a second signal on the connector to indicate that a write to the memory should be retried.

9. The method of claim 8 including using said connector to indicate when the memory is busy and cannot be written.

10. The method of claim 8 including using as said connector a calibration pin.

11. The method of claim 10 including using a ZQ pin as said calibration pin.

12. The method of claim 8 including using as said connector a pin including a connection to ground through a resistor.

13. The method of claim 8 including using said connector to indicate when to retry a write to the memory.

14. The method of claim 13 including using said connector for calibration of the memory during reading.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 1, 2016
From: MICRON TECHNOLOGY, INC
To: OVONYX MEMORY TECHNOLOGY, LLC
Reel/Frame 039974/0496 →