IP Library Granted Patent US 8,368,219
Granted Patent B2
US 8,368,219 · App. 13/281,491 · Granted Feb 5, 2013

Buried silicide local interconnect with sidewall spacers and method for making the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,368,219
App. No.
13/281,491
Granted
Feb 5, 2013
Kind
B2
Abstract

A buried local interconnect and method of forming the same counterdopes a region of a doped substrate to form a counterdoped isolation region. A hardmask is formed and patterned on the doped substrate, with a recess being etched through the patterned hardmask into the counterdoped region. Dielectric spacers are formed on the sidewalls of the recess, with a portion of the bottom of the recess being exposed. A metal is then deposited in the recess and reacted to form silicide at the bottom of the recess. The recess is filled with fill material, which is polished. The hardmask is then removed to form a silicide buried local interconnect.

Claims (29)

1. A method of forming a buried local interconnect, the method comprising:

providing a counter-doped region within a doped substrate;

etching a recess in the counter-doped region, the etched recess having a bottom and sidewalls; and

depositing a metal to form a silicide interconnect on the bottom of the etched recess, the silicide interconnect being narrower than the bottom.

2. The method of claim 1 further comprising covering the counter-doped region and doped substrate with a hardmask, the hardmask being etched through when etching the recess.

3. The method of claim 1 further comprising depositing dielectric spacers to protect the exposed counter-doped region sidewalls of the recess.

4. The method of claim 3 wherein the silicide interconnect extends between the deposited dielectric spacers.

5. The method of claim 1 further comprising filling the recess with a fill material to bury the formed silicide interconnect.

6. The method of claim 5 wherein the fill material substantially fills in the recess.

7. The method of claim 5 wherein the fill material comprises an oxide.

8. The method of claim 1 wherein the silicide interconnect is formed using rapid thermal annealing to react the deposited with the bottom of the recess.

9. The method of claim 1 wherein the silicide interconnect is formed using laser thermal annealing to react the deposited with the bottom of the recess.

10. A device with a buried local interconnect formed by a process, the process comprising:

providing a counter-doped region within a doped substrate;

etching a recess in the counter-doped region, the etched recess having a bottom and sidewalls; and

depositing a metal to form a silicide interconnect on the bottom of the etched recess, the silicide interconnect being narrower than the bottom.

11. The device of claim 10 wherein the process further comprises covering the counter-doped region and doped substrate with a hardmask, the hardmask being etched through when etching the recess.

12. The device of claim 10 wherein the process further comprises depositing dielectric spacers to protect the exposed counter-doped region sidewalls of the recess.

13. The device of claim 12 wherein the silicide interconnect extends between the deposited dielectric spacers.

14. The device of claim 10 wherein the process further comprises filling the recess with a fill material to bury the formed silicide interconnect.

15. The device of claim 14 wherein the fill material substantially fills in the recess.

16. The device of claim 15 wherein the fill material comprises an oxide.

17. The device of claim 10 wherein the silicide interconnect is formed using rapid thermal annealing to react the deposited with the bottom of the recess.

18. The device of claim 10 wherein the silicide interconnect is formed using laser thermal annealing to react the deposited with the bottom of the recess.

19. A semiconductor device comprising:

a counter-doped region within a doped semiconductor substrate; a recess in the counter-doped region, the recess having a bottom and sidewalls;

a buried silicide interconnect on the bottom of a recess,

wherein the silicide interconnect is narrower than the bottom of the recess.

20. The device claim 19 wherein the silicide interconnect comprises at least one silicide selected from the group consisting of cobalt silicide, titanium silicide, nickel silicide, tungsten silicide, platinum silicide, palladium silicide, and molybdenum silicide.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 17, 2017
From: ADVANCED MICRO DEVICES, INC.
To: SPANSION LLC
Reel/Frame 042416/0448 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →