IP Library Granted Patent US 8,847,630
Granted Patent B2
US 8,847,630 · App. 13/284,395 · Granted Sep 30, 2014

High side driver circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,847,630
App. No.
13/284,395
Granted
Sep 30, 2014
Kind
B2
Abstract

A driver circuit is provided that receives an ON or OFF logic control signal and further has: an output arranged to be connected to a load; a power switch, having a control terminal with a first current terminal connected to a first power supply and a second current terminal arranged to be connected to the output to drive the load; a control circuit of a first type arranged between the control terminal of the power switch and a second power supply; and a control circuit of a second type, arranged to couple the control terminal of the power switch to the first power supply when the control signal is in the OFF state.

Claims (50)

1. A driver circuit comprising:

an input arranged to receive a logic control signal controlling a logic state ON or OFF of the driver circuit;

an output arranged to be connected to a load;

a power switch, having a control terminal, a first current terminal connected to a first power supply and a second current terminal arranged to connected to the output to drive the load;

a first control circuit of a first type arranged between the control terminal of the power switch and a second power supply;

a first control circuit of a second type, arranged to couple the control terminal of the power switch to the first power supply when the control signal is in the OFF state;

an oscillation detection circuit to detect voltage or current oscillations in the first power supply; and

a second control circuit of the second type arranged to couple the control terminal of the power switch to the first power supply upon detection of voltage or current oscillations in the first power supply by the oscillation detection circuit.

2. The driver circuit of claim 1 , wherein

the first control circuit of the first type comprises a pull down circuit; and the first and second control circuits of the second type each comprise a pull up circuit.

3. The driver circuit of claim 2 , wherein the pull down circuit of the first control circuit of the first type comprises:

a first pull down transistor arranged to be conductive when the control signal is in the ON state.

4. The driver circuit of claim 3 , wherein the first pull down transistor is a N type BJT, namely a NPN transistor.

5. The driver circuit of claim 2 , wherein the pull up circuit of the first control circuit of the second type comprises:

a first pull up transistor arranged to be conductive when the control signal is in the OFF state.

6. The driver circuit of claim 2 , wherein the pull up circuit of the second control circuit of the second type comprises:

a second pull up transistor arranged to be conductive upon detection of voltage or current oscillations in the first power supply by the oscillation detection circuit.

7. A driver circuit comprising:

an input arranged to receive a logic control signal controlling a logic state ON or OFF of the driver circuit;

an output arranged to be connected to a load;

a power switch, having a control terminal, a first current terminal connected to a first power supply and a second current terminal arranged to connected to the output to drive the load;

a first control circuit of a first type arranged between the control terminal of the power switch and a second power supply;

a first control circuit of a second type, arranged to couple the control terminal of the power switch to the first power supply when the control signal is in the OFF state;

an oscillation detection circuit arranged to detect voltage or current oscillations in the first power supply;

a second control circuit of the second type arranged to couple the control terminal of the power switch to the first power supply upon detection of voltage or current oscillations in the first power supply by the oscillation detection circuit; and

a third control circuit of the second type arranged to couple the control terminal of the second pull up transistor to the first power supply.

8. The driver circuit of claim 6 , wherein the oscillation detection circuit comprises a capacitor device connected between the control terminal of the power switch and a control terminal of the second pull up transistor.

9. The driver circuit of claim 3 further comprising:

a second control circuit of the first type arranged to couple a control terminal of the first pull up transistor to the second power supply.

10. The driver circuit of claim 9 , wherein

one or more of the first control circuit of the first type and the second control circuit of said first type each comprise a current source circuit arranged to sink a current to the second power supply, and

the current is between 5 μA and 50 μA.

11. The driver circuit of claim 9 , wherein the second control circuit of the first type comprises a pull down circuit.

12. The driver circuit of claim 11 , wherein the pull down circuit of the second control circuit of the first type comprises a transistor arranged to be conductive when the control signal is in the ON state.

13. The driver circuit of claim 1 , wherein the oscillation detection circuit is arranged to detect voltage or current oscillations in the radiofrequency range.

14. The driver circuit of claim 1 , wherein a control terminal of the first control circuit of the first type is connected to the first power supply via a first resistor.

15. A driver circuit comprising:

an input arranged to receive a logic control signal controlling a logic state ON or OFF of the driver circuit;

an output arranged to be connected to a load;

a power switch, having a control terminal, a first current terminal connected to a first power supply and a second current terminal arranged to connected to the output to drive the load;

a first control circuit of a first type arranged between the control terminal of the power switch and a second power supply wherein a control terminal of the first control circuit of the first type is connected to the first power supply via a first resistor;

a first control circuit of a second type, arranged to couple the control terminal of the power switch to the first power supply when the control signal is in the OFF state;

an oscillation detection circuit arranged to detect voltage or current oscillations in the first power supply;

a second control circuit of the second type arranged to couple the control terminal of the power switch to the first power supply upon detection of voltage or current oscillations in the first power supply by the oscillation detection circuit; and

a third control circuit of the second type arranged to couple the control terminal of the second pull up transistor to the first power supply, wherein the third control circuit of the second type comprises a pull up circuit.

16. The driver circuit of claim 15 , wherein the pull up circuit of the third control circuit of the second type comprises a third pull up transistor having a control terminal coupled to the first power supply.

17. The driver circuit of claim 15 , wherein a control terminal of the pull up circuit of the third control circuit of the second type is connected to the first power supply via a second resistor.

18. The driver circuit of claim 15 , wherein the control terminal of the third control circuit of the second type is connected to the control terminal of the first pull up transistor via a third resistor.

19. An integrated circuit comprising a driver circuit according to claim 2 .

20. The driver circuit of claim 1 , wherein a second control circuit of the first type comprises a pull down circuit.

Assignments (22)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0241. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 5, 2017
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 041260/0850 →
MERGER Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 040652/0241 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0447 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0439 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0379 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Mar 7, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027821/0662 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Mar 7, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027821/0982 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Mar 7, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027821/0967 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 5, 2011
From: MANSRI, MOHAMMED; KAMEL, ABOUDA; HAMADA, AHMED
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 027322/0797 →