Method for fabricating first and second epitaxial cap layers
View Patent ↗A method for fabricating a metal oxide semiconductor (MOS) device is described, including following steps. Two recesses are formed in a substrate. A first epitaxy growth process is performed, so as to form a first semiconductor compound layer in each of the recesses. A second epitaxy growth process is performed with an epitaxial temperature lower than 700° C., so as to form a cap layer on each of the first semiconductor compound layers. Each of the cap layers includes a second semiconductor compound layer protruding from a surface of the substrate. The first and the second semiconductor compound layers are composed of a first Group IV element and a second Group IV element, wherein the second Group IV element is a nonsilicon element. The content of the second Group IV element in the second semiconductor compound layers is less than that in the first semiconductor compound layers.
1. A method for fabricating a metal oxide semiconductor (MOS) device, comprising:
forming two recesses in a substrate;
performing a first epitaxy growth process, so as to form a first semiconductor compound layer in each of the recesses; and
performing a second epitaxy growth process with an epitaxial temperature lower than 700, so as to form a cap layer on each of the first semiconductor compound layers, each of the cap layers comprising a second semiconductor compound layer that protrudes from a surface of the substrate, wherein the first semiconductor compound layers and the second semiconductor compound layers are composed of a first Group IV element and a second Group IV element that is a nonsilicon element, and a content of the second Group IV element in the second semiconductor compound layers is less than a content of the second Group IV element in the first semiconductor compound layers, and an included angle between a top surface of each of the second semiconductor compound layers and the surface of the substrate is less than 40°.
2. The method according to claim 1 , wherein the second semiconductor compound layers have a (311) facet.
3. The method according to claim 1 , wherein the first semiconductor compound layers and the second semiconductor compound layers comprise dopants, and a dopant concentration in the second semiconductor compound layers is equal to or lower than a dopant concentration in the first semiconductor compound layers.
4. The method according to claim 1 , wherein the epitaxial temperature of the second epitaxy growth process ranges between 650° C. and 680° C.
5. The method according to claim 4 , wherein an epitaxial temperature of the first epitaxy growth process ranges between 630° C. and 660° C.
6. The method according to claim 1 , further comprising performing a third epitaxy growth process before performing the first epitaxy growth process, so as to form a buffer layer in each of the recesses, wherein each of the buffer layers comprises a semiconductor compound layer having a dopant concentration equal to 0 or lower than a dopant concentration in the first semiconductor compound layers.
7. The method according to claim 1 , wherein the first epitaxy growth process finishes when a top of the first semiconductor compound layers protrudes from the surface of the substrate by 50 Å to 100 Å.
8. A method for fabricating a metal oxide semiconductor (MOS) device, comprising:
forming two recesses in a substrate;
performing a first epitaxy growth process, so as to form a first semiconductor compound layer in each of the recesses; and
performing a second epitaxy growth process, so that a second semiconductor compound layer is formed on each of the first semiconductor compound layers, and the second semiconductor compound layers protrude from a surface of the substrate, wherein the first semiconductor compound layers and the second semiconductor compound layers are composed of a first Group IV element and a second Group IV element that is a nonsilicon element, and a content of the second Group IV element in the second semiconductor compound layers is less than a content of the second Group IV element in the first semiconductor compound layers, an included angle between a top surface of each of the second semiconductor compound layers and the surface of the substrate is less than 40°, and the second epitaxy growth process comprising:
a first growth stage; and
a second growth stage, wherein a growth rate of the second growth stage is less than a growth rate of the first growth stage.
9. The method according to claim 8 , wherein the growth rate of the second epitaxy growth process is less than 80 Å/100 sec.
10. The method according to claim 8 , wherein the growth rate of the first growth stage is at least 2 times of the growth rate of the second growth stage.
11. The method according to claim 8 , wherein the second semiconductor compound layers have a (311) facet.
12. The method according to claim 8 , wherein the first semiconductor compound layers and the second semiconductor compound layers comprise dopants, and a dopant concentration in the second semiconductor compound layers is equal to or lower than a dopant concentration in the first semiconductor compound layers.
13. The method according to claim 8 , further comprising performing a third epitaxy growth process before performing the first epitaxy growth process, so as to form a buffer layer in each of the recesses, wherein each of the buffer layers comprises a semiconductor compound layer having a dopant concentration equal to 0 or lower than a dopant concentration in the first semiconductor compound layers.
14. The method according to claim 8 , wherein the first epitaxy growth process finishes when a top of the first semiconductor compound layers protrudes from the surface of the substrate by 50 Å to 100 Å.
15. A metal oxide semiconductor (MOS) device, comprising:
a substrate, having two recesses therein;
a first semiconductor compound layer, disposed in each of the recesses; and
a cap layer comprising a second semiconductor compound layer, disposed on each of the first semiconductor compound layers and protruding from a surface of the substrate, wherein an included angle between each of a top surface of the second semiconductor compound layers and the surface of the substrate is less than 40°.
16. The MOS device according to claim 15 , wherein the second semiconductor compound layers have a (311) facet.
17. The MOS device according to claim 15 wherein the first semiconductor compound layers and the second semiconductor compound layers comprise dopants, and a dopant concentration in the second semiconductor compound layers is equal to or lower than a dopant concentration in the first semiconductor compound layers.
18. The MOS device according to claim 15 , further comprising a buffer layer, disposed in each of the recesses and intervening between the substrate and the first semiconductor compound layers, wherein each of the buffer layers comprises a semiconductor compound layer having a dopant concentration equal to 0 or lower than a dopant concentration in the first semiconductor compound layers.
19. The MOS device according to claim 15 , wherein a top of the first semiconductor compound layers protrudes from the surface of the substrate by 50 Å to 100 Å.