Semiconductor device with self-biased isolation
View Patent ↗A device includes a semiconductor substrate including a surface, a drain region in the semiconductor substrate having a first conductivity type, a well region in the semiconductor substrate on which the drain region is disposed, the well region having the first conductivity type, a buried isolation layer in the semiconductor substrate extending across the well region, the buried isolation layer having the first conductivity type, a reduced surface field (RESURF) region disposed between the well region and the buried isolation layer, the RESURF region having a second conductivity type, and a plug region in the semiconductor substrate extending from the surface of the substrate to the RESURF region, the plug region having the second conductivity type.
1. A device comprising:
a semiconductor substrate comprising a surface;
a drain region in the semiconductor substrate having a first conductivity type;
a well region in the semiconductor substrate on which the drain region is disposed, the well region having the first conductivity type;
a buried isolation layer in the semiconductor substrate extending across the well region, the buried isolation layer having the first conductivity type;
a reduced surface field (RESURF) region disposed between the well region and the buried isolation layer, the RESURF region having a second conductivity type; and
a plug region in the semiconductor substrate extending from the surface of the substrate to the RESURF region, the plug region having the second conductivity type.
2. The device of claim 1 , further comprising a device isolation well in the semiconductor substrate, wherein:
the device isolation well has the first conductivity type;
the buried isolation layer is coupled to the device isolation well; and
the device isolation well is electrically tied to the plug region.
3. The device of claim 1 , wherein the plug region comprises a plurality of plugs spaced from one another by respective portions of the drain region.
4. The device of claim 3 , wherein each plug is sized and spaced from one or more adjacent plugs of the plurality of plugs to bias the plug region at a voltage that falls in a range from about 50% to about 80% of a voltage applied to the drain region.
5. The device of claim 1 , wherein the plug region electrically links an upper surface of the substrate to an upper surface of the RESURF region.
6. The device of claim 1 , wherein the well region is positioned in the semiconductor substrate as a drift region.
7. The device of claim 1 , further comprising a body region in the semiconductor substrate and a source region disposed on the body region, wherein the body region has the second conductivity type and is spaced from the well region and the RESURF region.
8. The device of claim 1 , wherein the first conductivity type is n-type and the second conductivity type is p-type.
9. The device of claim 1 , wherein the semiconductor substrate comprises an epitaxial layer, and wherein the buried isolation layer is disposed in the epitaxial layer.
10. An electronic apparatus comprising:
a reduced surface field (RESURF) transistor comprising:
a first semiconductor region having a first conductivity type;
a second semiconductor region having a second conductivity type and disposed above the first semiconductor region;
a third semiconductor region having the first conductivity type and disposed above the second semiconductor region;
a fourth semiconductor region having the first conductivity type and disposed above the third semiconductor region; and
a fifth semiconductor region having the second conductivity type, wherein the fifth semiconductor region extends through the third semiconductor region to reach the second semiconductor region, and is electrically tied to the first semiconductor region, to bias the first semiconductor region based on a voltage applied to the fourth semiconductor region.
11. The electronic apparatus of claim 10 , further comprising a device isolation well surrounding the RESURF transistor, wherein:
the device isolation well has the first conductivity type;
the first semiconductor region is coupled to the device isolation well; and
the first and fifth semiconductor regions are electrically tied via the device isolation well.
12. The electronic apparatus of claim 10 , wherein the fifth semiconductor region comprises a plurality of plugs spaced from one another by respective portions of the fourth semiconductor region.
13. The electronic apparatus of claim 12 , wherein each plug is sized and spaced from one or more adjacent plugs of the plurality of plugs to bias the first semiconductor region at a reduced voltage that falls in a range from about 50% to about 80% of the voltage applied to the fourth semiconductor region.
14. The electronic apparatus of claim 10 , wherein the first semiconductor region and an upper surface of the second semiconductor region are electrically linked via the fifth semiconductor region.
15. The electronic apparatus of claim 10 , wherein:
the first semiconductor region is configured as a barrier layer,
the third semiconductor region is positioned within the RESURF transistor as a drift region,
the fourth semiconductor region is configured as a drain region, and
the fifth semiconductor region is configured as a plug region.
16. The electronic apparatus of claim 10 , wherein the first conductivity type is n-type and the second conductivity type is p-type.