IP Library Granted Patent US 9,048,934
Granted Patent B1
US 9,048,934 · App. 13/346,534 · Granted Jun 2, 2015

Voltage mode driver with enhanced transmit hybrid circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,048,934
App. No.
13/346,534
Granted
Jun 2, 2015
Kind
B1
Abstract

A voltage mode transceiver having an input/output (I/O) node for coupling to a bidirectional signaling link is disclosed. The transceiver includes a transmit circuit having an output coupled to the node and a receive circuit. The transmit circuit includes a transmit digital-to-analog converter (DAC) circuit having a transmit impedance network and a hybrid impedance network. The transmit impedance network generates an analog transmit version of a digital data signal while the hybrid impedance network couples to the transmit impedance network to generate an analog mirror version of the digital data signal. The receive circuit has a first input coupled to the I/O node and a second input coupled to receive the analog mirror version of the digital data signal.

Claims (21)

1. A voltage mode transceiver having an input/output (I/O) node for coupling to a bidirectional signaling link, the transceiver comprising:

a transmit circuit having an output coupled to the node, the transmit circuit including

a transmit digital-to-analog converter (DAC) circuit including

a transmit impedance network to generate an analog transmit version of a digital data signal, wherein the analog transmit version of the data signal comprises a signal having one of at least three possible voltage levels, and

a hybrid impedance network coupled to the transmit impedance network to generate an analog minor version of the digital data signal; and

a receive circuit having a first input coupled to the I/O node, and a second input coupled to receive the analog mirror version of the digital data signal;

wherein the transmit circuit and the receive circuit are operable to transmit and receive signals along the bidirectional signaling link simultaneously.

2. The transceiver according to claim 1 wherein the bidirectional signaling link exhibits a characteristic impedance and the receive circuit includes a receiver impedance network, and wherein:

the transmit impedance network, the hybrid impedance network, and the receiver impedance network substantially match the characteristic impedance of the bidirectional signaling link.

3. The transceiver according to claim 2 wherein the hybrid receiver impedance network is interposed between the transmit impedance network and the receiver impedance network.

4. The transceiver according to claim 1 wherein:

the transmit impedance network comprises a plurality of resistor branches disposed in parallel for selective activation by a control circuit, each resistor branch including first and second resistors joined at a common output node, the first resistor coupled to a first power supply voltage, the second resistor coupled to a second power supply voltage.

5. The transceiver according to claim 4 wherein the first power supply voltage comprises V DD , and the second power supply voltage comprises V SS .

6. The transceiver according to claim 1 wherein:

the transmit impedance network comprises a plurality of resistor branches disposed in parallel for selective activation by a control circuit, each resistor branch including first, second and third resistors joined at a common output node, the first resistor coupled to a first power supply voltage of a first value, the second resistor coupled to a second power supply voltage of a second value, and the third resistor coupled to a voltage source having a third value between the first and second values.

7. The transceiver according to claim 1 wherein:

the hybrid impedance network comprises a plurality of resistor branches disposed in parallel for selective activation by a control circuit, each resistor branch including first and second resistors joined at a common output node, the first resistor coupled to a first power supply voltage, the second resistor coupled to a second power supply voltage.

8. The transceiver according to claim 7 wherein the first power supply voltage comprises V DD , and the second power supply voltage comprises V SS .

9. The transceiver according to claim 8 wherein:

the hybrid impedance network comprises a plurality of hybrid resistor branches disposed in parallel for selective activation by the control circuit, each hybrid resistor branch including first, second and third hybrid resistors joined at a common output node, the first hybrid resistor coupled to a first power supply voltage of a first value, the second hybrid resistor coupled to a second power supply voltage of a second value, and the third hybrid resistor coupled to a voltage source having a third value between the first and second values.

10. The transceiver according to claim 1 embodied as a 10GBASE-T Ethernet transceiver circuit.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2020
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE, LTD.
Reel/Frame 053179/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2020
From: AQUANTIA CORPORATION
To: CAVIUM INTERNATIONAL
Reel/Frame 051945/0520 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 9, 2012
From: FARJADRAD, RAMIN
To: AQUANTIA CORPORATION
Reel/Frame 027680/0839 →