IP Library Granted Patent US 8,687,422
Granted Patent B2
US 8,687,422 · App. 13/357,533 · Granted Apr 1, 2014

Method for operating a NAND flash memory device in multiple operational modes

Inventors: Theodore T. Pekny (Sunnyvale, CA); Victor Y. Tsai (Palo Alto, CA)
Assignee: Micron Technologies, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,687,422
App. No.
13/357,533
Granted
Apr 1, 2014
Kind
B2
Abstract

A method and device are provided for operating in a special mode using a special mode enable register. In one example, a memory device includes registers in volatile memory and a memory array. At least one of the registers may include a special mode bit that controls a special mode of operation of the memory device.

Claims (12)

1. A method of operating a NAND flash memory device, comprising:

setting a special mode enable bit in a special mode enable register of a flash memory device to cause the flash memory device to exit an ordinary operational mode and to enter a special operational mode, the ordinary operational mode and the special operational mode having a plurality of shared commands associated therewith, wherein each of the plurality of shared commands is associated with performing an ordinary operation for the ordinary operational mode and a respective special operation for the special operational mode;

performing one of the respective special operations in the special operational mode by issuing one of the plurality of shared commands; and

resetting the special mode enable bit in the special mode enable register of the flash memory device to cause the flash memory device to exit the special operational mode and to re-enter the ordinary operational mode.

2. The method of claim 1 , wherein setting the special mode enable bit comprises sending a register write command signal to a data input pin of the flash memory device, sending a register address signal to the data input pin of the flash memory device, and sending a data byte to the data input pin of the flash memory device.

3. The method of claim 1 , wherein performing the one of the respective special operations in the special operational mode by issuing the one of the plurality of shared commands comprises issuing a shared command which is associated with performing one of the ordinary operations for the ordinary operational mode and the one of the respective special operations for the special operational mode, wherein the one of the ordinary operations achieves a different result from the one of the respective special operations.

4. The method of claim 1 , wherein setting the special mode enable bit in the special mode enable register of the flash memory device to cause the flash memory device to exit the ordinary operational mode and to enter the special operational mode comprises setting a parameter page access mode enable bit in a parameter page access mode enable register of the flash memory device to cause the flash memory device to exit the ordinary operational mode and to enter a parameter page access mode.

5. The method of claim 4 , wherein performing the respective one of the special operations in the special operational mode by issuing the one of the plurality of shared commands comprises performing a parameter page access operation in the parameter page access mode by issuing a page read command, a read status command, and/or a random data read command.

6. The method of claim 1 , wherein setting the special mode enable bit in the special mode enable register of the flash memory device to cause the flash memory device to exit the ordinary operational mode and to enter the special operational mode comprises setting a one time programmable (OTP) block access mode enable bit in a one time programmable (OTP) block access mode enable register of the flash memory device to cause the flash memory device to exit the ordinary operational mode and to enter a one time programmable (OTP) block access mode.

7. The method of claim 6 , wherein performing the one of the respective special operations in the special operational mode by issuing the one of the plurality of shared commands comprises performing a one time programmable (OTP) block access operation in the one time programmable (OTP) block access mode by issuing a program load command, program random data input command, program execute command, page read command, random data input command, or read status command.

8. The method of claim 1 , wherein setting the special mode enable bit in the special mode enable register of the flash memory device to cause the flash memory device to exit the ordinary operational mode and to enter the special operational mode comprises setting a one time programmable (OTP) block page lock mode enable bit in a one time programmable (OTP) block page lock mode enable register of the flash memory device to cause the flash memory device to exit the ordinary operational mode and to enter a one time programmable (OTP) block page lock mode.

9. The method of claim 8 , wherein performing the one of the respective special operations in the special operational mode by issuing the one of the plurality of shared commands comprises performing a one time programmable (OTP) block page lock operation in the one time programmable (OTP) block page lock mode by issuing a program execute command.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
Continuity (2)
Division 11873826 · Oct 17, 2007
Related Publication 20120124279A1 · May 17, 2012