IP Library › Granted Patent US 8,604,836
Granted Patent B2
US 8,604,836 · App. 13/405,968 · Granted Dec 10, 2013

Detector circuit

Inventor: Hiroyuki Nakamoto (Yokohama, JP)
Assignee: Fujitsu Semiconductor Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,604,836
App. No.
13/405,968
Granted
Dec 10, 2013
Kind
B2
Abstract

A detector circuit, has a first diode, to an anode of which an AC signal is input and to which a constant voltage is supplied, a second diode, to an anode of which the constant voltage is supplied, and a difference current generation circuit, which generates the difference current between a first current flowing in the first diode and a second current flowing in the second diode.

Claims (38)

1. A detector circuit, comprising:

a first diode, to an anode of which an AC signal is input and to which a constant voltage is supplied via a first resistor;

a second diode, to an anode of which the constant voltage is supplied via a second resistor;

a difference current generation circuit, which generates a difference current between a first current flowing in the first diode and a second current flowing in the second diode; and

a calibration circuit which, in a state in which input of the AC signal is intercepted, variably sets a resistance value of the second resistor such that the difference current is reduced.

2. The detector circuit according to claim 1 , wherein

the difference current generation circuit comprises:

a first current mirror circuit which is provided on a cathode side of the first diode, and which generates a third current having a current value which is a product of the first current and a first current mirror ratio;

a second current mirror circuit which is provided on a cathode side of the second diode, and which generates a fourth current having a current value which is a product of the second current and a second current mirror ratio;

a third current mirror circuit, which generates either a fifth current having a current value which is a product of the third current and a third current mirror ratio, or a sixth current having a current value which is a product of the fourth current and the third current mirror ratio; and

a coupling node at which are coupled a path of the fifth current and a path of the fourth current, or a coupling node at which are coupled a path of the sixth current and a path of the third current, wherein

the difference current is generated at the coupling node.

3. The detector circuit according to claim 1 , wherein the calibration circuit comprises a comparator which detects a sign of the difference current, and a calibration control circuit which performs the variable setting according to a comparison result of the comparator.

4. The detector circuit according to claim 3 , wherein the calibration circuit comprises a calibration capacitance to which a current for calibration is supplied via a first switch, a second switch provided between the coupling node and the calibration capacitance, an inverter which inputs a voltage to the coupling node, and the calibration control circuit which performs the variable setting according to an output of the inverter when the first switch is turned on and the calibration capacitance is charged to the threshold voltage of the inverter, after which the first switch is turned off and the second switch is turned on, and the difference current is supplied to the calibration capacitance.

5. The detector circuit according to claim 2 , comprising:

a first smoothing circuit provided between the cathode of the first diode and the first current mirror circuit; and

a second smoothing circuit provided between the cathode of the second diode and the second current mirror circuit.

6. The detector circuit according to claim 5 , wherein

the first smoothing circuit comprises a first smoothing capacitor coupled to the cathode of the first diode and a third resistor provided between the cathode of the first diode and the first current mirror circuit, and the second smoothing circuit comprises a second smoothing capacitor coupled to the cathode of the second diode and a fourth resistor provided between the cathode of the second diode and the second current mirror circuit.

7. The detector circuit according to claim 2 , further comprising an output circuit which outputs a magnitude of the difference current.

8. The detector circuit according to claim 3 , further comprising an output circuit which outputs a magnitude of the difference current, wherein

the output circuit has an output resistor provided between the coupling node and ground, and an output terminal which outputs a voltage of the output resistor; and

the calibration circuit has a first current source supplied to the output node, a second series circuit of a second current source and a reference resistor provided in parallel with a first series circuit of the first current source and the output resistor, a comparator which compares the voltages of the output resistor and the reference resistor, and a calibration control circuit which performs the variable setting according to a comparison result of the comparator.

9. The detector circuit according to claim 7 , wherein the output circuit has an output resistor provided between the coupling node and ground, and an output terminal which outputs a voltage of the output resistor.

10. A detector circuit, comprising:

a first rectifying circuit, which rectifies a voltage resulting by adding a voltage corresponding to an input signal and a first voltage based on a bias voltage;

a first resistor coupled between the first rectifying circuit and a power supply generating the bias voltage; and

a first current detector circuit, which detects a current rectified by the first rectifying circuit;

a second rectifying circuit, which rectifies a second voltage based on the bias voltage;

a second resistor coupled between the second rectifying circuit and the power supply, the second resistor having a variable resistance;

a second current detector circuit, which detects a current rectified by the second rectifying circuit;

a current difference detector circuit, which detects a difference between a current detected by the first current detector circuit and a current detected by the second current detector circuit; and

a control circuit which outputs a control signal according to the difference; wherein

the control circuit adjusts a resistance value of the second resistor such that the difference is reduced when the input signal is a null signal.

11. The detector circuit according to claim 10 , further comprising a current-voltage conversion circuit which converts the difference into a voltage.

12. The detector circuit according to claim 11 , wherein

the control circuit comprises a first constant-current source coupled between the current-voltage conversion circuit and a power supply, a second constant-current source one terminal of which is coupled to the power supply, and a comparator which compares a voltage of a coupling node of the current-voltage conversion circuit and the first constant-current source, with a voltage of the other terminal of the second constant-current source, wherein

the control circuit outputs a control signal according to an output result of the comparator.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2015
From: FUJITSU SEMICONDUCTOR LIMITED
To: SOCIONEXT INC.
Reel/Frame 035508/0637 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2012
From: NAKAMOTO, HIROYUKI
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 027871/0750 →
Priority Claims (1)
JP 2011-60334 · Mar 18, 2011 · national
Continuity (1)
Related Publication 20120235733A1 · Sep 20, 2012