IP Library Granted Patent US 8,610,189
Granted Patent B2
US 8,610,189 · App. 13/424,981 · Granted Dec 17, 2013

Semiconductor device enabling further microfabrication

Inventor: Hiroyuki Uchiyama (Tokyo, JP)
Assignee: Elpida Memory, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,610,189
App. No.
13/424,981
Granted
Dec 17, 2013
Kind
B2
Abstract

A semiconductor device includes a plurality of MOS transistors and wiring connected to a source electrode or a drain electrode of the plurality of MOS transistors and, the wiring being provided in the same layer as the source electrode and the drain electrode in a substrate, or in a position deeper than a surface of the substrate.

Claims (29)

1. A semiconductor device comprising:

an active region;

a trench selectively formed in the active region to divide the active region into first and second regions, the first and second regions being disposed in line in a first direction, the trench including first and second portions that are disposed in line in a second direction and a third portion that is between the first and second portions, the second direction crossing the first direction, each of the first and second portions of the trench being greater in depth than the third portion of the trench;

a source region formed in the first region;

a drain region formed in the second region; and

a gate electrode formed in the trench, the gate electrode including first and second parts corresponding respectively to the first and second portions of the trench and a third part corresponding to the third portion of the trench so that each of the first and second parts protruding downwardly than the third part.

2. The semiconductor device according to claim 1 , further comprising:

an upper surface of the gate electrode, the upper surface that is lower than each of upper surface of the source and drain regions to provide a step therebetween; and

an insulating film filling the step between the upper surface of the gate electrode and each of the upper surface of the source and drain regions.

3. The semiconductor device according to claim 2 , further comprising a first semiconductor island that covers the source region, the first semiconductor island including a single-crystal structure that grew up from an interface with the source region.

4. The semiconductor device according to claim 2 , further comprising a second semiconductor island that covers the drain region, the second semiconductor island including a single-crystal structure that grew up from an interface with the drain region.

5. The semiconductor device according to claim 4 , further comprising a conductive line being disposed over the gate electrode in the first direction and connected to the second semiconductor island.

6. The semiconductor device according to claim 5 , further comprising a data storage element being disposed over the conductive line and connected to the source region.

7. The semiconductor device according to claim 2 , further comprising a conductive line being disposed over the gate electrode in the first direction and connected to the drain region.

8. The semiconductor device according to claim 7 , further comprising a data storage element being disposed over the conductive line and connected to the source region.

9. The semiconductor device according to claim 8 , wherein the data storage element is a capacitor including a lower electrode, a capacitor insulator and an upper electrode.

10. A semiconductor device comprising:

an active region;

a trench selectively formed in the active region to divide the active region into first and second regions, the first and second regions being disposed in line in a first direction, the trench including first and second portions that are disposed in line in a second direction and a third portion that is between the first and second portions, the second direction crossing the first direction, each of the first and second portions of the trench being greater in depth than the third portion of the trench;

a source region formed in the first region;

a drain region formed in the second region;

a gate electrode formed in the trench, the gate electrode including first and second parts corresponding respectively to the first and second portions of the trench and a third part corresponding to the third portion of the trench so that each of the first and second parts protruding downwardly than the third part, the gate electrode including an upper surface that is lower than each of upper surface of the source and drain regions to provide a step therebetween; and

an insulating film filling the step between the upper surface of the gate electrode and each of the upper surface of the source and drain regions.

11. The semiconductor device according to claim 10 , further comprising a semiconductor island that covers the drain region and a part of the insulating film, the semiconductor island including a single-crystal structure that grew up from an interface with the drain region.

12. The semiconductor device according to claim 11 , further comprising a conductive line being disposed over the gate electrode in the first direction and connected to the semiconductor island.

13. The semiconductor device according to claim 12 , further comprising;

a contact plug connecting to the source region; and

a data storage element being disposed over the conductive line and connected to the contact plug.

14. The semiconductor device according to claim 13 , wherein the data storage element is a capacitor including a lower electrode, a capacitor insulator and an upper electrode.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2018
From: LONGITUDE SEMICONDUCTOR S.A.R.L.
To: LONGITUDE LICENSING LIMITED
Reel/Frame 046865/0667 →
CHANGE OF NAME Recorded Aug 24, 2016
From: PS5 LUXCO S.A.R.L.
To: LONGITUDE SEMICONDUCTOR S.A.R.L.
Reel/Frame 039793/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2016
From: PS4 LUXCO S.A.R.L.
To: PS5 LUXCO S.A.R.L.
Reel/Frame 039818/0506 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2014
From: ELPIDA MEMORY, INC.
To: PS4 LUXCO S.A.R.L.
Reel/Frame 032900/0568 →
Priority Claims (1)
JP 2008-174605 · Jul 3, 2008 · national
Continuity (2)
Division 12458143 · Jul 1, 2009
Related Publication 20120175693A1 · Jul 12, 2012