IP Library Granted Patent US 8,935,466
Granted Patent B2
US 8,935,466 · App. 13/433,090 · Granted Jan 13, 2015

Data storage system with non-volatile memory and method of operation thereof

Inventor: Robert W. Ellis (Phoenix, AZ)
Assignee: Smart Storage Systems, Inc.
G06F12/0246G06F2212/7211
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,935,466
App. No.
13/433,090
Granted
Jan 13, 2015
Kind
B2
Abstract

A method of operation of a data storage system includes: identifying a target block; configuring a command setting for maximizing a data retention period of the target block for refreshing the target block; writing a pre-archived memory block to the target block based on the command setting; and updating an archive status for sending to a host device.

Claims (50)

1. A method of operation of a data storage system comprising:

receiving an archive command;

in response to receiving the archive command:

writing data from a pre-archived data block of the data storage system to a first target block of the data storage system in accordance with a first set of command settings, wherein the first target block comprises an archived data block of the data storage system,

updating an archive status of the pre-archived data block, and

sending the updated archive status to a host device; and

receiving a restore command;

in response to receiving the restore command:

writing data from the archived data block of the data storage system to a second target block of the data storage system in accordance with a second set of command settings distinct from the first set of command settings,

updating a restore status of the archived data block, and

sending the updated restore status to the host device.

2. The method of claim 1 , wherein the restore command is triggered when the data storage system receives operating electrical power.

3. The method of claim 1 , wherein the archive command and the restore command are received from the host device.

4. The method of claim 1 , wherein the first set of command settings is configured to maximize data retention of the first target block.

5. The method of claim 1 , wherein the second set of command settings is configured to maximize data endurance of the second target block.

6. The method of claim 1 , further comprising writing data, during routine usage of the data storage system, in accordance with a third set of command settings, wherein the first, second, and third set of command settings are distinct from one another.

7. The method of claim 1 , wherein writing data from the pre-archived data block includes writing data from the pre-archived data block to a fast page of the first target block.

8. The method of claim 1 , wherein command settings include at least one setting selected from the group consisting of:

a storage temperature of the data storage system; an error correction code level; a duration or timing for writing to a respective target block; one or more voltage levels for control signals used to read, store, and/or erase data in a respective target block; a setting requiring single plane operation within a respective target block; and a setting for writing the pre-archived data block equally across memory pages of a respective target block.

9. The method of claim 1 , further comprising configuring the first set of command settings, wherein configuring includes selecting a modified error correction code level to compensate for an expected storage temperature of the data storage system.

10. The method of claim 1 , further comprising:

erasing, in response to receiving the archive command, the first target block of the data storage system in accordance with the first set of command settings; and

erasing, in response to receiving the restore command, the second target block of the data storage system in accordance with the second set of command settings.

11. The method of claim 10 , wherein command settings include at least one setting selected from a group consisting of:

a program erase cycle count, a program erase cycle count threshold, and a duration of an erase pulse for erasing a respective target block.

12. A data storage system comprising:

a memory array having a first target block and a second target block;

a control unit, coupled to the memory array, for configuring a first set of command settings and a second set of command settings distinct from the first set of command settings;

a memory interface, coupled to the memory array, for:

writing, in response to receiving an archive command, data from a pre-archived data block of the data storage system to the first target block of the data storage system in accordance with the first set of command settings, wherein the first target block comprises an archived data block of the data storage system, and

writing, in response to receiving a restore command, data from the archived data block of the data storage system to the second target block of the data storage system in accordance with the second set of command settings;

an error correction code unit, coupled to the control unit, for calculating an error correction code for the first target block and the second target block; and

a host interface, coupled to the control unit, for:

updating an archive status of the pre-archived data block and a restore status of the archived data block, and

sending the updated archive status and the updated restore status to a host device.

13. The data storage system of claim 12 , wherein the restore command is triggered when the data storage system receives operating electrical power.

14. The data storage system of claim 12 , wherein the archive command and the restore command are received from the host device.

15. The data storage system of claim 12 , wherein the first set of command settings is configured to maximize data retention of the first target block.

16. The data storage system of claim 12 , wherein the second set of command settings is configured to maximize data endurance of the second target block.

17. The data storage system of claim 12 , wherein the memory interface is further for:

writing data, during routine usage of the data storage system, in accordance with a third set of command settings, wherein the first, second, and third set of command settings are distinct from one another.

18. The data storage system of claim 12 , wherein writing the pre-archived data block includes writing the pre-archived data block to a fast page of the target block.

19. The data storage system of claim 12 , wherein command settings include at least one setting selected from the group consisting of:

a storage temperature of the data storage system; an error correction code level; a duration or timing for writing to a respective target block; one or more voltage levels for control signals used to read, store, and/or erase data in a respective target block; a setting requiring single plane operation within a respective target block; and a setting for writing the pre-archived data block equally across memory pages of a respective target block.

20. The data storage system of claim 12 , wherein configuring a respective set of command settings includes selecting a modified error correction code level to compensate for an expected storage temperature of the data storage system.

21. The data storage system of claim 12 , the memory interface further for:

erasing, in response to receiving the archive command, the first target block of the data storage system in accordance with the first set of command settings; and

erasing, in response to receiving the restore command, the second target block of the data storage system in accordance with the second set of command settings.

22. The data storage system of claim 21 , wherein command settings include at least one setting selected from a group consisting of:

a program erase cycle count, a program erase cycle count threshold, and a duration of an erase pulse for erasing a respective target block.

Assignments (3)
CHANGE OF NAME Recorded May 25, 2016
From: SANDISK TECHNOLOGIES INC
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 038807/0898 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2016
From: SMART STORAGE SYSTEMS, INC
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 038290/0033 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2012
From: ELLIS, ROBERT W.
To: SMART STORAGE SYSTEMS, INC.
Reel/Frame 027968/0239 →
Continuity (2)
Provisional Application 61468483 · Mar 28, 2011
Related Publication 20120254519A1 · Oct 4, 2012