IP Library Granted Patent US 9,559,058
Granted Patent B2
US 9,559,058 · App. 13/434,360 · Granted Jan 31, 2017

Semiconductor device and method for manufacturing the same

Inventors: Masaki Haneda (Kawasaki, JP); Michie Sunayama (Kawasaki, JP); Noriyoshi Shimizu (Kawasaki, JP); Nobuyuki Ohtsuka (Kawasaki, JP); Yoshiyuki Nakao (Kawasaki, JP); Takahiro Tabira (Kawasaki, JP)
Assignee: FUJITSU SEMICONDUCTOR LIMITED
H01L23/53238H01L21/2855H01L21/76846H01L21/76864H01L21/76873H01L23/53295H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,559,058
App. No.
13/434,360
Granted
Jan 31, 2017
Kind
B2
Abstract

A semiconductor device includes a semiconductor substrate, an oxygen-containing insulating film disposed above the above-described semiconductor substrate, a concave portion disposed in the above-described insulating film, a copper-containing first film disposed on an inner wall of the above-described concave portion, a copper-containing second film disposed above the above-described first film and filled in the above-described concave portion, and a manganese-containing oxide layer disposed between the above-described first film and the above-described second film. Furthermore, a copper interconnection is formed on the above-described structure by an electroplating method and, subsequently, a short-time heat treatment is conducted at a temperature of 80° C. to 120° C.

Claims (17)

1. A semiconductor device comprising:

a semiconductor substrate, including an element region in which one or more transistor elements, each having a gate electrode and a diffusion region of p-type or n-type, are formed;

an insulating film containing oxygen disposed over the element region of the semiconductor substrate;

an interconnection groove formed in the insulating film;

a diffusion preventing film containing manganese for preventing a diffusion of copper conformally formed over an inner wall of the interconnection groove;

a first film containing copper and manganese conformally formed on the inner wall of the diffusion preventing film;

a second film containing copper conformally formed on the first film and filled in the interconnection groove;

an oxide layer containing manganese conformally formed between the first film and the second film,

wherein a manganese concentration of the diffusion preventing film is higher than manganese concentration of the first film, and

wherein the interconnection groove including the diffusion preventing film, the first film, the second film and the oxide layer constitutes an interconnection pattern for connecting the diffusion region of the transistor elements.

2. The semiconductor device according to claim 1 , wherein the diffusion preventing film comprises at least one element selected from the group consisting of Ta, Ti, Zr, and Ru.

3. The semiconductor device according to claim 1 , wherein the film thickness of the first film is within the range of 1 nm to 15 nm.

4. The semiconductor device according to claim 1 , further comprising a cap layer formed over the interconnection groove.

5. The semiconductor device according to claim 4 , the cap layer comprises at least one element selected from the group consisting of SiN and SiC.

6. The semiconductor device according to claim 1 , wherein the second film is formed on the first film by electroplating using the first film as a seed layer.

7. The semiconductor device according to claim 1 , wherein the oxide layer is formed at a distance equal to a thickness of the first film from the diffusion preventing film.

8. The semiconductor device according to claim 1 , wherein the manganese concentration of the first film has a varied distribution in which the manganese concentration is higher nearer to the diffusion preventing film.

Assignments (3)
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →
CHANGE OF NAME Recorded Dec 31, 2012
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 029554/0538 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 28, 2012
From: HANEDA, MASAKI; SUNAYAMA, MICHIE; SHIMIZU, NORIYOSHI; OHTSUKA, NOBUYUKI; NAKAO, YOSHIYUKI; TABIRA, TAKAHIRO
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 029541/0273 →
Priority Claims (2)
JP 2007-295778 · Nov 14, 2007 · national
JP 2008-163798 · Jun 23, 2008 · national
Continuity (2)
Division 12267970 · Nov 10, 2008
Related Publication 20120181695A1 · Jul 19, 2012