IP Library › Granted Patent US 8,719,519
Granted Patent B2
US 8,719,519 · App. 13/436,745 · Granted May 6, 2014

Split-word memory

Inventors: Lutz Naethke (Braunschweig, DE); Axel Borkowski (Hannover, DE); Bert Bretschneider (Hildesheim, DE); Kyriakos A. Stavrou (Barcelona, ES); Rainer Theuer (Sehnde, DE)
Assignee: Intel Corporation
G06F12/0607G06F15/7857G06F12/04
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,719,519
App. No.
13/436,745
Granted
May 6, 2014
Kind
B2
Abstract

Method, process, and apparatus to efficiently store, read, and/or process syllables of word data. A portion of a data word, which includes multiple syllables, may be read by a computer processor. The processor may read a first syllable of the data word from a first memory. The processor may read a second syllable of the data word from a second portion of memory. The second syllable may include bits which are less critical than the bits of the first syllable. The second memory may be distinct from the first memory based on one or more physical attributes.

Claims (70)

1. A processor for executing computer instructions, the computer instructions comprising:

reading a portion of a data word by a computer processor, wherein the data word includes a plurality of syllables and the reading of the portion of the data word includes:

reading a first syllable of the plurality of syllables from a first memory; and

reading a second syllable of the plurality of syllables from a second memory, wherein bits of the second syllable are less critical than bits of the first syllable, and the second memory is distinct from the first memory based on at least a physical attribute.

2. The processor of claim 1 , wherein the first memory is located closer to the computer processor than the second memory.

3. The processor of claim 1 , wherein the first memory operates faster than the second memory.

4. The processor of claim 1 , wherein a first connection between the computer processor and the first memory includes stronger data bus repeaters than a second connection between the computer processor and the second memory.

5. The processor of claim 1 , wherein the first memory consumes more power than the second memory.

6. The processor of claim 1 , wherein the computer instructions further comprise:

processing the first syllable, wherein the reading the second syllable is dependent on the processing of the first syllable.

7. The processor of claim 1 , wherein the computer instructions further comprise:

processing the first syllable; and

upon determining that the second syllable should be processed based on the processing of the first syllable, processing the second syllable.

8. The processor of claim 1 , wherein the less critical bits of the second syllable are processed by the processor after processing the bits of the first syllable.

9. A method comprising:

reading a portion of a data word by a computer processor, wherein the data word includes a plurality of syllables and the reading of the portion of the data word includes:

reading a first syllable of the plurality of syllables from a first memory; and

reading a second syllable of the plurality of syllables from a second memory, wherein bits of the second syllable are less critical than bits of the first syllable, and the second memory is distinct from the first memory based on at least a physical attribute.

10. The method of claim 9 , wherein the first memory is located closer to the computer processor than the second memory.

11. The method of claim 9 , wherein the first memory operates faster than the second memory.

12. The method of claim 9 , wherein a first connection between the computer processor and the first memory includes stronger data bus repeaters than a second connection between the computer processor and the second memory.

13. The method of claim 9 , wherein the first memory consumes more power than the second memory.

14. The method of claim 9 , wherein the method further comprises:

processing the first syllable, wherein the reading the second syllable is dependent on the processing of the first syllable.

15. The method of claim 9 , wherein the method further comprises:

processing the first syllable; and

upon determining that the second syllable should be processed based on the processing of the first syllable, processing the second syllable.

16. The method of claim 9 , wherein the less critical bits of the second syllable are processed after processing the bits of the first syllable.

17. A system comprising:

a computer processor to read a portion of a data word, wherein the data word includes a plurality of syllables, and the read portion of the data word includes at least one of: 1) a first syllable of the plurality of syllables and 2) a second syllable of the plurality of syllables;

a first memory to store the first syllable; and

a second memory to store the second syllable, wherein bits of the second syllable are less critical than bits of the first syllable, and the second memory is distinct from the first memory based on at least a physical attribute.

18. The system of claim 17 , wherein the first memory is located closer to the computer processor than the second memory.

19. The system of claim 17 , wherein the first memory operates faster than the second memory.

20. The system of claim 17 , further comprising:

a first connection between the computer processor and the first memory; and

a second connection between the computer processor and the second memory, wherein the first connection includes stronger data bus repeaters than the second connection.

21. The system of claim 17 , wherein the first memory consumes more power than the second memory.

22. The system of claim 17 , wherein the processor is further configured to process the first syllable, and read the second syllable if the processor determines that the second syllable should be read based on the processing of the first syllable.

23. The system of claim 17 , wherein the processor is further configured to process the first syllable, and process the second syllable if the processor determines that the second syllable should be processed based on the processing of the first syllable.

24. The system of claim 17 , wherein the less critical bits of the second syllable are processed by the processor after processing the bits of the first syllable.

25. A system comprising:

a processor for executing computer instructions, the computer instructions comprising:

reading a portion of a data word by a computer processor, wherein the data word includes a plurality of syllables and the reading of the portion of the data word includes:

reading a first syllable of the plurality of syllables from a first memory; and

reading a second syllable of the plurality of syllables from a second memory, wherein bits of the second syllable are less critical than bits of the first syllable, and the second memory is distinct from the first memory based on at least a physical attribute.

26. The system of claim 25 , wherein the first memory is located closer to the computer processor than the second memory.

27. The system of claim 25 , wherein the first memory operates faster than the second memory.

28. The system of claim 25 , wherein a first connection between the computer processor and the first memory includes stronger data bus repeaters than a second connection between the computer processor and the second memory.

29. The system of claim 25 , wherein the first memory consumes more power than the second memory.

30. The system of claim 25 , wherein the computer instructions further comprise:

processing the first syllable, wherein the reading the second syllable is dependent on the processing of the first syllable.

31. The system of claim 25 , wherein the computer instructions further comprise:

processing the first syllable; and

upon determining that the second syllable should be processed based on the processing of the first syllable, processing the second syllable.

32. The system of claim 25 , wherein the less critical bits of the second syllable are processed by the processor after processing the bits of the first syllable.

33. A non-transitory machine-readable medium having stored thereon data, which if performed by at least one machine, causes the at least one machine to fabricate at least one integrated circuit to perform a method comprising:

reading a portion of a data word by a computer processor, wherein the data word includes a plurality of syllables and the reading of the portion of the data word includes:

reading a first syllable of the plurality of syllables from a first memory; and

reading a second syllable of the plurality of syllables from a second memory, wherein bits of the second syllable are less critical than bits of the first syllable, and the second memory is distinct from the first memory based on at least a physical attribute.

34. The machine-readable medium of claim 33 , wherein the first memory is located closer to the computer processor than the second memory.

35. The machine-readable medium of claim 33 , wherein the first memory operates faster than the second memory.

36. The machine-readable medium of claim 33 , wherein a first connection between the computer processor and the first memory includes stronger data bus repeaters than a second connection between the computer processor and the second memory.

37. The machine-readable medium of claim 33 , wherein the first memory consumes more power than the second memory.

38. The machine-readable medium of claim 33 , wherein the method further comprises:

processing the first syllable, wherein the reading the second syllable is dependent on the processing of the first syllable.

39. The machine-readable medium of claim 33 , wherein the method further comprises:

processing the first syllable; and

upon determining that the second syllable should be processed based on the processing of the first syllable, processing the second syllable.

40. The machine-readable medium of claim 33 , wherein the less critical bits of the second syllable are processed after processing the bits of the first syllable.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME AND ASSIGNOR NAME PREVIOUSLY RECORDED ON REEL 028181 FRAME 0407. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECT ASSIGNEE IS INTEL CORPORATION AND CORRECT SPELLING OF THE ASSIGNOR IS AXEL BORKOWSKI. Recorded Feb 7, 2014
From: BRETSCHNEIDER, BERT; BORKOWSKI, AXEL; NAETHKE, LUTZ; STAVROU, KYRIAKOS A.; THEUER, RAINER
To: INTEL CORPORATION
Reel/Frame 032170/0229 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2012
From: BRETSCHNEIDER, BERT; BORKOWSKI, AXEK; NAETHKE, LUTZ; STAVROU, KYRIAKOS A; THEUER, RAINER
To: 2200 MISSION COLLEGE BLVD.
Reel/Frame 028181/0407 →
Continuity (1)
Related Publication 20130262793A1 · Oct 3, 2013