Test apparatus and test method

1. A test apparatus that tests a device under test exchanging, with the test apparatus, a data signal and a clock signal indicating a timing at which the data signal is to be sampled, via a bidirectional bus, the test apparatus comprising:

a test signal supplying section that supplies the device under test with a data signal and a clock signal, as a test signal, via the bidirectional bus;

a data acquiring section that acquires the data signal output via the bidirectional bus by the device under test, at a timing corresponding to the clock signal output via the bidirectional bus by the device under test;

a judging section that judges pass/fail of the device under test based on a comparison result of a comparison between the data signal acquired by the data acquiring section and an expected value; and

an adjusting section that, when performing an adjustment, causes the test signal supplying section to output an adjustment data signal and an adjustment clock signal, causes the data acquiring section to acquire the adjustment data signal at a timing corresponding to the adjustment clock signal, and adjusts a delay amount of the clock signal used to generate the timing at which the data signal is acquired, based on an acquisition result of the adjustment data signal by the data acquiring section.

2. The test apparatus according to claim 1 , further comprising a clock generating section that includes a delay device outputting a delay signal obtained by delaying the clock signal output from the device under test and that generates a sampling clock indicating a timing at which the data signal output from the device under test is to be sampled, based on the delay signal, wherein

the data acquiring section acquires the data signal output by the device under test, at the timing of the sampling clock, and

when performing the adjustment, the adjusting section causes the clock generating section to generate a sampling clock corresponding to the adjustment clock signal by supplying the clock generating section with the adjustment clock signal, causes the data acquiring section to acquire the adjustment data signal at the timing of the sampling clock corresponding to the adjustment clock signal, and adjusts a delay amount of the delay device based on the acquisition result of the adjustment data signal acquired by the data acquiring section at the timing of the sampling clock corresponding to the adjustment clock signal.

3. A test method performed by a test apparatus that tests a device under test exchanging a data signal and a clock signal indicating a timing at which the data signal is to be sampled with the test apparatus, via a bidirectional bus, wherein the test apparatus comprises:

a test signal supplying section that supplies the device under test with a data signal and a clock signal, as a test signal, via the bidirectional bus;

a data acquiring section that acquires the data signal output via the bidirectional bus by the device under test, at a timing corresponding to the clock signal output via the bidirectional bus by the device under test; and

a judging section that judges pass/fail of the device under test based on a comparison result of a comparison between the data signal acquired by the data acquiring section and an expected value, the test method comprising:

when performing an adjustment, causing the test signal supplying section to output an adjustment data signal and an adjustment clock signal, and causing the data acquiring section to acquire the adjustment data signal at a timing corresponding to the adjustment clock signal; and

adjusting a delay amount of the clock signal used to generate the timing at which the data signal is acquired, based on an acquisition result of the adjustment data signal by the data acquiring section.