IP Library Granted Patent US 8,700,858
Granted Patent B2
US 8,700,858 · App. 13/473,419 · Granted Apr 15, 2014

Techniques to perform power fail-safe caching without atomic metadata

Inventor: Sanjeev N. Trika (Hillsboro, OR)
Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,700,858
App. No.
13/473,419
Granted
Apr 15, 2014
Kind
B2
Abstract

A method and system to allow power fail-safe write-back or write-through caching of data in a persistent storage device into one or more cache lines of a caching device. No metadata associated with any of the cache lines is written atomically into the caching device when the data in the storage device is cached. As such, specialized cache hardware to allow atomic writing of metadata during the caching of data is not required.

Claims (37)

1. An apparatus comprising:

a multicore processor computer that comprises a hard disk drive and flash memory;

the flash memory to store data that is not synchronized with the hard disk drive; and

the computer to execute an operating system that is to manage, based upon pinning information and most recently accessed addresses, both data eviction from the flash memory to the hard disk drive and data promotion from the hard disk drive to the flash memory.

2. The apparatus of claim 1 , wherein:

the computer comprises cache that comprises the flash memory.

3. The apparatus of claim 1 , wherein:

the data eviction and data promotion are based upon recent data usage.

4. The apparatus of claim 1 , wherein:

the computer comprises a multicore processor, a controller, and a wireless interface; and

the controller is to permit the processor to communicate with the wireless interface, the hard disk drive, and the flash memory.

5. The apparatus of claim 4 , wherein:

the wireless interface is to operate in accordance with a Bluetooth wireless communication protocol.

6. A method comprising:

storing data in a flash memory, the data not being synchronized with a hard disk drive, the flash memory and the hard disk drive being comprised in a multicore processor computer; and

executing, by the computer, an operating system, the operating system managing, based upon pinning information and most recently accessed addresses, both data eviction from the flash memory to the hard disk drive and data promotion from the hard disk drive to the flash memory.

7. The method of claim 6 , wherein:

the computer comprises cache that comprises the flash memory.

8. The method of claim 6 , wherein:

the data eviction and data promotion are based upon recent data usage.

9. The method of claim 6 , wherein:

the computer comprises a multicore processor, a controller, and a wireless interface; and

the controller is to permit the processor to communicate with the wireless interface, the hard disk drive, and the flash memory.

10. The method of claim 9 , wherein:

the wireless interface is to operate in accordance with a Bluetooth wireless communication protocol.

11. Computer readable storage medium storing instructions that, when executed by a machine, result in performance of operations comprising:

storing data in a flash memory, the data not being synchronized with a hard disk drive, the flash memory and the hard disk drive being comprised in a multicore processor computer; and

executing, by the computer, an operating system, the operating system managing based upon pinning information and most recently accessed addresses, both data eviction from the flash memory to the hard disk drive and data promotion from the hard disk drive to the flash memory.

12. The medium of claim 11 , wherein:

the computer comprises cache that comprises the flash memory.

13. The medium of claim 11 , wherein:

the data eviction and data promotion are based upon recent data usage.

14. The medium of claim 11 , wherein:

the computer comprises a multicore processor, a controller, and a wireless interface; and

the controller is to permit the processor to communicate with the wireless interface, the hard disk drive, and the flash memory.

15. The medium of claim 14 , wherein:

the wireless interface is to operate in accordance with a Bluetooth wireless communication protocol.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 10, 2023
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP.
Reel/Frame 062702/0048 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2016
From: TRIKA, SANJEEV N.
To: INTEL CORPORATION
Reel/Frame 039769/0630 →
Continuity (2)
Continuation 12414385 · Mar 30, 2009
Related Publication 20120290774A1 · Nov 15, 2012