IP Library › Granted Patent US 9,000,484
Granted Patent B2
US 9,000,484 · App. 13/478,402 · Granted Apr 7, 2015

Non-uniform lateral profile of two-dimensional electron gas charge density in type III nitride HEMT devices using ion implantation through gray scale mask

Inventors: Sameh G. Khalil (Calabasas, CA); Karim S. Boutros (Moorpark, CA)
Assignee: HRL Laboratories, LLC
H01L29/66431H01L21/26546H01L29/2003H01L29/34H01L29/4236H01L29/66462H01L29/7786
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,000,484
App. No.
13/478,402
Granted
Apr 7, 2015
Kind
B2
Abstract

A high electron mobility field effect transistor (HEMT) includes a two dimensional electron gas (2DEG) in the drift region between the gate and the drain that has a non-uniform lateral 2DEG distribution that increases in a direction in the drift region from the gate to the drain.

Claims (48)

1. A high electron mobility field effect transistor (HEMT) comprising:

lattice damage in a drift region of a carrier supply layer between a gate and a drain; wherein the lattice damage increases linearly along the drift region from near the drain to near the gate; and

a two dimensional electron gas (2DEG) in the drift region between the gate and the drain that has a non-uniform lateral 2DEG distribution that increases in a direction in the drift region from the gate to the drain.

2. The HEMT of claim 1 :

wherein the lattice damage decreases linearly in a direction in the drift region from the gate to the drain.

3. The HEMT of claim 1 wherein a flat electric field along the drift region results from the 2DEG distribution.

4. The HEMT of claim 1 further comprising:

a substrate;

a channel carrier traveling layer on the substrate; and

a carrier supply layer on the channel carrier traveling layer.

5. The HEMT of claim 4 wherein:

the substrate comprises silicon (Si), sapphire, silicon carbide (SiC), OR bulk single crystal gallium nitride (GaN);

the channel carrier traveling layer comprises a GaN layer; and

the carrier supply layer comprises a AlGaN layer.

6. The HEMT of claim 5 further comprising:

a passivation layer over the AlGaN layer; and

wherein the gate comprises:

gate metal extending through the passivation layer and into the AlGaN layer; and

a gate dielectric layer surrounding the gate metal extending through the passivation layer and into the AlGaN layer.

7. The HEMT of claim 5 further comprising:

a passivation layer over the AlGaN layer; and

wherein the gate comprises:

gate metal extending through the passivation layer and the AlGaN layer and into the GaN layer; and

a gate dielectric layer surrounding the gate metal extending through the passivation layer and the AlGaN layer and into the GaN layer.

8. A field effect transistor (FET) comprising:

lattice damage in a drift region of a carrier supply layer between a gate and a drain;

wherein the lattice damage increases linearly along the drift region near the drain to near the gate.

9. The FET of claim 8 further comprising:

a two dimensional electron gas (2DEG) in the drift region between the gate and the drain that has a non-uniform lateral 2DEG distribution that increases in a direction in the drift region from the gate to the drain.

10. The FET of claim 9 wherein a flat electric field along the drift region results from the 2DEG distribution.

11. The FET of claim 8 further comprising:

a substrate;

a channel carrier traveling layer on the substrate; and

a carrier supply layer on the channel carrier traveling layer.

12. The FET of claim 11 wherein:

the substrate comprises silicon (Si), sapphire, silicon carbide (SiC), or bulk single crystal gallium nitride (GaN);

the channel carrier traveling layer comprises a GaN layer; and

the carrier supply layer comprises a AlGaN layer.

13. The FET of claim 12 further comprising:

a passivation layer over the AlGaN layer; and

wherein the gate comprises:

gate metal extending through the passivation layer and into the AlGaN layer; and

a gate dielectric layer surrounding the gate metal extending through the passivation layer and into the AlGaN layer.

14. The FET of claim 12 further comprising:

a passivation layer over the AlGaN layer; and

wherein the gate comprises:

gate metal extending through the passivation layer and the AlGaN layer and into the GaN layer; and

a gate dielectric layer surrounding the gate metal extending through the passivation layer and the AlGaN layer and into the GaN layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 23, 2012
From: KHALIL, SAMEH; BOUTROS, KARIM S.
To: HRL LABORATORIES, LLC
Reel/Frame 028256/0182 →
Continuity (1)
Related Publication 20130313611A1 · Nov 28, 2013