IP Library › Granted Patent US 8,809,694
Granted Patent B2
US 8,809,694 · App. 13/535,387 · Granted Aug 19, 2014

Circuit module

Inventor: Masato Yoshida (Nagaokakyo, JP)
Assignee: Murata Manufacturing Co., Ltd.
H05K1/0218H05K2203/1316H05K3/284H01L24/97H01L23/5389H01L2224/48091H01L2224/97H05K3/0052H01L2924/19105H05K2201/0715H01L2224/16225H01L23/3121H01L2224/48227H01L21/561H01L23/552H01L23/49822
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,809,694
App. No.
13/535,387
Granted
Aug 19, 2014
Kind
B2
Abstract

A circuit module includes a substrate that has a substantially rectangular parallelepiped shape and includes a plurality of inner conductive layers, an electronic component disposed on a first main surface of the substrate, an insulating layer disposed on the first main surface of the substrate so as to cover the electronic component, a shielding layer disposed on a surface of the insulating layer, and a ground electrode connected to the plurality of inner conductive layers. At least two of the inner conductive layers are directly connected to the shielding layer.

Claims (14)

1. A circuit module comprising:

a substrate that has a substantially rectangular parallelepiped shape and includes a plurality of inner conductive layers;

an electronic component disposed on a first main surface of the substrate;

an insulating layer disposed on the first main surface of the substrate so as to cover the electronic component;

a shielding layer disposed on a surface of the insulating layer; and

a ground electrode connected to the plurality of inner conductive layers; wherein

at least two of the plurality of inner conductive layers are directly connected to the shielding layer;

a periphery of each of the at least two of the plurality of inner conductive layers includes at least one exposed portion that is exposed from a side of the substrate and directly connected to the shielding layer and at least one recessed portion that is spaced inwardly away from the side of the substrate.

2. The circuit module according to claim 1 , wherein the at least one exposed portion of each of the at least two of the plurality of inner conductive layers includes exposed portions that are exposed on end surfaces of the substrate which face each other.

3. The circuit module according to claim 2 , wherein the at least one exposed portion of each of the at least two of the plurality of inner conductive layers includes exposed portions that are exposed on three or four end surfaces of the substrate.

4. The circuit module according to claim 1 , wherein the insulating layer is disposed on an entire main surface of the substrate.

5. The circuit module according to claim 1 , wherein the ground electrode is disposed on a second main surface of the substrate on which the electronic component is not disposed.

6. The circuit module according to claim 1 , wherein an additional electronic component is disposed on the second main surface of the substrate on which the electronic component is not disposed, an additional insulating layer is disposed on the second main surface of the substrate such that the additional insulating layer covers the additional electronic component, and the ground electrode is disposed on a surface of the additional insulating layer.

7. The circuit module according to claim 1 , wherein the at least two of the plurality of inner conductive layers that are directly connected to the shielding layer are connected to each other through a conductive via in the substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 28, 2012
From: YOSHIDA, MASATO
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 028457/0308 →
Priority Claims (1)
JP 2011-158009 · Jul 19, 2011 · national
Continuity (1)
Related Publication 20130020119A1 · Jan 24, 2013