IP Library Granted Patent US 8,872,350
Granted Patent B2
US 8,872,350 · App. 13/616,549 · Granted Oct 28, 2014

Semiconductor device and manufacturing method thereof

Inventors: Shigenori Sawachi (Kawasaki, JP); Osamu Yamagata (Kawasaki, JP); Hiroshi Inoue (Kawasaki, JP); Satoru Itakura (Kawasaki, JP); Tomoshige Chikai (Kawasaki, JP); Masahiko Hori (Kawasaki, JP); Akio Katsumata (Kawasaki, JP)
Assignee: J-Devices Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,872,350
App. No.
13/616,549
Granted
Oct 28, 2014
Kind
B2
Abstract

A semiconductor device containing: a semiconductor element; a support substrate; an insulating material layer for sealing the semiconductor element and a periphery thereof; a metal thin film wiring layer provided in the insulating material layer, with a part thereof being exposed on an external surface; and metal vias provided in the insulating material layer and electrically connected to the metal thin film wiring layer. The semiconductor element is provided in a plurality of units and the respective semiconductor elements are stacked via an insulating material such that a circuit surface of each semiconductor element faces the metal thin film wiring layer, and electrode pads of each semiconductor element are exposed without being hidden by the semiconductor element stacked thereabove.

Claims (26)

1. A semiconductor device, comprising:

a semiconductor element;

a support substrate;

an insulating material layer for sealing the semiconductor element and a periphery thereof;

a sole metal thin film wiring layer provided in the insulating material layer, with a part thereof being exposed on an external surface; and

metal vias provided in the insulating material layer and electrically connected to the sole metal thin film wiring layer, wherein

the semiconductor element is provided in a plurality, and the respective semiconductor elements are stacked via an insulating material such that a circuit surface of each semiconductor element faces the sole metal thin film wiring layer, and

electrode pads of each semiconductor element are electrically connected to the sole metal thin film wiring layer by a conductive metal filled in an opening formed in the insulating material layer on the electrode pads and directly extending to the sole metal thin film wiring layer for causing the electrode pads to be exposed to the sole metal thin film wiring layer without being hidden by the semiconductor element stacked thereabove, whereby said plurality of semiconductor elements are electrically connected to the sole metal thin film wiring layer.

2. A semiconductor device, comprising a plurality of unit structure components stacked on a support substrate, each unit structure component comprising:

a semiconductor element;

an insulating material layer for sealing the semiconductor element and a periphery thereof;

a sole metal thin film wiring layer provided in the insulating material layer, with a part of this sole metal thin film wiring layer being exposed on an external surface; and

metal vias provided in the insulating material layer and electrically connected to the sole metal thin film wiring layer, wherein

the semiconductor element is provided in a plurality, and the respective semiconductor elements are stacked such that a circuit surface of each semiconductor element faces the sole metal thin film wiring layer, and

electrode pads of each semiconductor element are electrically connected to the sole metal thin film wiring layer by a conductive metal filled in an opening formed in the insulating material layer on the electrode pads and directly extending to the sole metal thin film wiring layer for causing the electrode pads to be exposed to the sole metal thin film wiring layer without being hidden by the semiconductor element stacked thereabove, whereby said plurality of semiconductor elements are electrically connected to the sole metal thin film wiring layer,

wherein the respective unit structure components are electrically connected by the metal vias.

3. The semiconductor device according to claim 1 , wherein the insulating material layer is formed of a plurality of insulating material layers made of respectively different insulating materials.

4. The semiconductor device according to claim 2 , wherein the insulating material layer is formed of a plurality of insulating material layers made of respectively different insulating materials.

5. The semiconductor device according to claim 1 , wherein the insulating material layer is formed of a photosensitive insulating resin layer and a non-photosensitive insulating resin layer.

6. The semiconductor device according to claim 2 , wherein the insulating material layer is formed of a photosensitive insulating resin layer and a non-photosensitive insulating resin layer.

7. The semiconductor device according to claim 1 , wherein the support substrate is made of a metal material, and the support substrate is connected to a GND.

8. The semiconductor device according to claim 2 , wherein the support substrate is made of a metal material, and the support substrate is connected to a GND.

9. The semiconductor device according to claim 1 , wherein the support substrate is made of an organic material or made of an organic material and a metal conductor.

10. The semiconductor device according to claim 2 , wherein the support substrate is made of an organic material or made of an organic material and a metal conductor.

11. The semiconductor device according to claim 9 , wherein other semiconductor package or electronic component is stacked via the support substrate, and the semiconductor device is electrically connected to the other semiconductor package or electronic component via through-holes provided to the support substrate.

12. The semiconductor device according to claim 10 , wherein other semiconductor package or electronic component is stacked via the support substrate, and the semiconductor device is electrically connected to the other semiconductor package or electronic component via through-holes provided to the support substrate.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYING PARTY NAME PREVIOUSLY RECORDED AT REEL: 53597 FRAME: 184. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 5, 2021
From: J-DEVICES CORPORATION
To: AMKOR TECHNOLOGY JAPAN, INC.
Reel/Frame 055605/0060 →
CHANGE OF NAME Recorded Aug 25, 2020
From: J-DEVICES CO., LTD.
To: AMKOR TECHNOLOGY JAPAN, INC.
Reel/Frame 053597/0184 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 18, 2012
From: SAWACHI, SHIGENORI; YAMAGATA, OSAMU; INOUE, HIROSHI; ITAKURA, SATORU; CHIKAI, TOMOSHIGE; HORI, MASAHIKO; KATSUMATA, AKIO
To: J-DEVICES CORPORATION
Reel/Frame 028976/0009 →
Priority Claims (1)
JP 2012-25042 · Feb 8, 2012 · national
Continuity (1)
Related Publication 20130200523A1 · Aug 8, 2013